component

MSP430AFE232IPW

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersmsp430afe232ipwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers msp430afe232ipw: viewers · Ray 1d ago
msp430afe232ipw-etched.glb msp430afe232ipw: factory component page (tier=lcsc) · Ray 1d ago
msp430afe232ipw-etched.step msp430afe232ipw: factory component page (tier=lcsc) · Ray 1d ago
msp430afe232ipw-hero.glb msp430afe232ipw: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
msp430afe232ipw-hero.overlay.json Publish 0.1.0 · Ray 1d ago
msp430afe232ipw.glb Publish 0.1.0 · Ray 1d ago
msp430afe232ipw.kicad_mod Publish 0.1.0 · Ray 1d ago
msp430afe232ipw.kicad_sym Publish 0.1.0 · Ray 1d ago
msp430afe232ipw.lbr Publish 0.1.0 · Ray 1d ago
msp430afe232ipw.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/msp430afe232ipw · Ray 1d ago

MSP430AFE232IPW

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-24

MSP430AFE232IPW from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0.0+ input SD24_A positive analog input A0.0.
2 A0.0- input SD24_A negative analog input A0.0.
3 A1.0+ input SD24_A positive analog input A1.0 (present on MSP430AFE2x2; not available on MSP430AFE2x1).
4 A1.0- input SD24_A negative analog input A1.0 (present on MSP430AFE2x2; not available on MSP430AFE2x1).
5 AVCC power_in Analog supply voltage, positive terminal; must not power up prior to DVCC.
6 AVSS power_in Analog supply voltage, negative terminal.
7 VREF power_in Input for an external reference voltage, or output for the internal reference voltage (can be used as mid-voltage).
8 NC unconnected No internal connection on the AFE2x2 variant; the datasheet says to connect NC pins to analog ground (AVSS).
9 NC unconnected No internal connection on the AFE2x2 variant; the datasheet says to connect NC pins to analog ground (AVSS).
10 TEST/SBWTCK input Selects test mode for the JTAG pins P1.5 to P1.7 and P2.0; the device protection fuse is connected to TEST, and it serves as the Spy-Bi-Wire test clock input.
11 RST/NMI/SBWTDIO input Reset or nonmaskable interrupt input; also the Spy-Bi-Wire test data input/output for device programming and test.
12 P1.0/SVSIN/TACLK/SMCLK/TA2 bidirectional General-purpose digital I/O; also analog input to the supply voltage supervisor, Timer_A3 TACLK input, SMCLK output, and Timer_A3 compare Out2.
13 DVSS power_in Digital supply voltage, negative terminal.
14 P2.6/XT2IN bidirectional Input terminal of the crystal oscillator; also a general-purpose digital I/O pin.
15 P2.7/XT2OUT bidirectional Output terminal of the crystal oscillator; also a general-purpose digital I/O pin.
16 DVCC power_in Digital supply voltage, positive terminal.
17 P1.1/TA1/SDCLK bidirectional General-purpose digital I/O; also Timer_A3 capture inputs CCI1A/CCI1B, compare Out1 output, and SD24_A bit-stream clock output.
18 P1.2/TA0/SD0DO bidirectional General-purpose digital I/O; also Timer_A3 capture inputs CCI0A/CCI0B, compare Out0 output, and SD24_A bit-stream data output for channel 0.
19 P1.3/UTXD0/SD1DO bidirectional General-purpose digital I/O; also USART0 UART transmit data out and SD24_A bit-stream data output for channel 1.
20 P1.4/URXD0 bidirectional General-purpose digital I/O; also USART0 UART receive data input (SD2DO is not available on the AFE2x2 variant).
21 P1.5/SIMO0/SVSOUT/TMS bidirectional General-purpose digital I/O; also USART0 SPI slave-in/master-out, SVS comparator output, and JTAG test mode select (TMS input for programming and test).
22 P1.6/SOMI0/TA2/TCK bidirectional General-purpose digital I/O; also USART0 SPI slave-out/master-in, Timer_A3 compare Out2 output, and JTAG test clock (TCK input for programming and test).
23 P1.7/UCLK0/TA1/TDO/TDI bidirectional General-purpose digital I/O; also USART0 external clock input/output in UART or SPI mode, Timer_A3 compare Out1 output, and JTAG TDO/TDI data output or programming data input.
24 P2.0/STE0/TA0/TDI/TCLK bidirectional General-purpose digital I/O; also USART0 SPI slave transmit enable, Timer_A3 compare Out0 output, and JTAG TDI or test clock input for programming and test.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Embedded Processors & Controllers
Pins 24

CAD (KiCad official)

  • Symbol: MSP430AFE232IPW
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: msp430afe232ipw-etched.step / msp430afe232ipw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430afe232ipw.step / msp430afe232ipw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (63 pp, sha256 2b9d6953a48a5335, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF