component

MS8413

Public Made by Adom

by adom

Hangzhou Ruimeng Tech Audio Interface ICs, SSOP-28. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacems8413factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MS8413

Hangzhou Ruimeng Tech · Audio Interface ICs · SSOP-28

MS8413 from Hangzhou Ruimeng Tech, in a SSOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AUDIO/SFSEL1 tri_state Output during operation: low level indicates SPDIF signal is valid PCM; during reset used to set internal data format by pulling down to GND through 47K resistor.
2 96KHz output Sample rate detection output: outputs "0" for sample rates ≤48kHz, outputs "1" for sample rates ≥88.1kHz; during reset external pull-up/down configures digital de-emphasis function.
3 SFSEL2 input Set internal data format by pulling up to VDD through 47K resistor.
4 FsSEL input Set internal MCLK frequency to 256Fs by pulling up to VDD through 47K resistor.
5 SFSEL0 input Set internal data format by pulling up to VDD through 47K resistor.
6 TX0 output Output during operation: fixed output of RXP0; during reset used to set internal PLL by pulling down to GND through 47K resistor.
7 VDD power_in Digital power supply.
8 MCLKOUT output S/PDIF PLL recovered master clock output port; must be connected to PIN10.
9 SDOUT output Serial audio data output monitoring port during operation; during reset must be pulled down to GND through 47K resistor.
10 MCLKIN input Internal DAC master clock input port; must be connected to PIN8.
11 QV output Internal static voltage filter interface output; external capacitor connection required.
12 AGND power_in Analog ground.
13 AOUTL output Analog output left channel port.
14 AFILT+ output Positive reference voltage for internal DAC; external capacitor connection required.
15 VAA power_in Analog power supply.
16 AOUTR output Analog output right channel port.
17 RXP3 input S/PDIF positive input 3 for single-ended or differential reception of S/PDIF encoded data; part of 4:1 input multiplexer selectable via RXSEL[1:0].
18 RXP2 input S/PDIF positive input 2 for single-ended or differential reception of S/PDIF encoded data; part of 4:1 input multiplexer selectable via RXSEL[1:0].
19 RXP1 input S/PDIF positive input 1 for single-ended or differential reception of S/PDIF encoded data; part of 4:1 input multiplexer selectable via RXSEL[1:0].
20 RXP0 input S/PDIF positive input 0 for single-ended or differential reception of S/PDIF encoded data; part of 4:1 input multiplexer selectable via RXSEL[1:0].
21 RXN input S/PDIF negative input for differential reception of S/PDIF encoded data; in single-ended signal mode must be AC coupled to ground through capacitor.
22 VPLL power_in Internal PLL power supply +3.3V; requires low noise power to ensure PLL stability.
23 GND power_in Internal PLL power ground.
24 PFILT output PLL loop filter output port; must be connected to RC network to PIN23.
25 RST input Reset input: when low MS8413 enters low power mode and all internal states reset; must remain low at power-up until supply voltage and all input clocks are stable in frequency and phase.
26 RXSEL1 input S/PDIF receiver multiplexer selection input to select one of RXP[3:0] as receiver input.
27 RXSEL0 input S/PDIF receiver multiplexer selection input to select one of RXP[3:0] as receiver input.
28 ERROR output Receiver error output: outputs "1" when received S/PDIF data is unstable or no S/PDIF signal input; must be pulled up to VDD through 47K resistor.

Key specifications

Parameter Value
Manufacturer Hangzhou Ruimeng Tech
Package SSOP-28
Category Interface
Pins 28

CAD (KiCad official)

  • Symbol: MS8413
  • Footprint: Package_SO:SSOP-28_5.3x10.2mm_P0.65mm
  • 3D model: SSOP-28 (KiCad packages3D, STEP)
  • 3D model files: ms8413-etched.step / ms8413-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ms8413.step / ms8413.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Hangzhou Ruimeng Tech datasheet (21 pp, sha256 ca6454cd23f4ce33, retrieved 2026-09-21, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF