component
MS7200
Public Made by Adomby adom
Macrosilicon Video Interface ICs, QFN-76-EP(9x9). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMS7200
Macrosilicon · Video Interface ICs · QFN-76-EP(9x9)
MS7200 from Macrosilicon, in a QFN-76-EP(9x9). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | D4 | output | Video output data bit 4 |
| 2 | D3 | output | Video output data bit 3 |
| 3 | D2 | output | Video output data bit 2 |
| 4 | D1 | output | Video output data bit 1 |
| 5 | D0 | output | Video output data bit 0 |
| 6 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 7 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 8 | DE | output | Data enable signal output |
| 9 | HSYNC | output | Horizontal synchronization signal output |
| 10 | VSYNC | output | Vertical synchronization signal output |
| 11 | CEC | bidirectional | HDMI Consumer Electronics Control channel, open-drain output |
| 12 | INT | output | Interrupt status output signal |
| 13 | SDA | bidirectional | I2C data line, open-drain bidirectional |
| 14 | SCL | input | I2C clock input |
| 15 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 16 | DDCSDA | bidirectional | HDMI Display Data Channel data line, open-drain bidirectional |
| 17 | DDCSCL | input | HDMI Display Data Channel clock input |
| 18 | HDRX5V | input | HDMI 5V power supply detection input |
| 19 | VSS | power_in | Ground connection |
| 20 | DVDD33 | power_in | HDMI digital power supply, 3.3V nominal, range 2.97V to 3.63V |
| 21 | HPD | output | Hot plug detect signal output |
| 22 | AVDD12 | power_in | Analog module power supply, 1.2V nominal, range 1.08V to 1.32V |
| 23 | NC | unconnected | No connection |
| 24 | AVDD33 | power_in | Analog module power supply, 3.3V nominal, range 2.97V to 3.63V |
| 25 | AVDD33 | power_in | Analog module power supply, 3.3V nominal, range 2.97V to 3.63V |
| 26 | HDRXCN | input | HDMI clock signal negative terminal |
| 27 | HDRXCP | input | HDMI clock signal positive terminal |
| 28 | HDRX0N | input | HDMI data channel 0 signal negative terminal |
| 29 | HDRX0P | input | HDMI data channel 0 signal positive terminal |
| 30 | AVDD33 | power_in | Analog module power supply, 3.3V nominal, range 2.97V to 3.63V |
| 31 | HDRX1N | input | HDMI data channel 1 signal negative terminal |
| 32 | HDRX1P | input | HDMI data channel 1 signal positive terminal |
| 33 | HDRX2N | input | HDMI data channel 2 signal negative terminal |
| 34 | HDRX2P | input | HDMI data channel 2 signal positive terminal |
| 35 | NC | unconnected | No connection |
| 36 | NC | unconnected | No connection |
| 37 | AVDD12 | power_in | Analog module power supply, 1.2V nominal, range 1.08V to 1.32V |
| 38 | XTALO | output | Crystal oscillator output pin |
| 39 | XTALI | input | Crystal oscillator input pin, 27 MHz nominal |
| 40 | AVDD33 | power_in | Analog module power supply, 3.3V nominal, range 2.97V to 3.63V |
| 41 | MUTE_MCLK | output | I2S master clock or mute signal output |
| 42 | I2SDATA0 | output | I2S serial data channel 0 output, supports up to 24-bit depth, maximum sample rate 192 kHz |
| 43 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 44 | I2SDATA1 | output | I2S serial data channel 1 output, supports up to 24-bit depth, maximum sample rate 192 kHz |
| 45 | WS_SPDIF | output | I2S word select clock or S/PDIF output |
| 46 | SCLK_MCLK | output | I2S serial clock or master clock output |
| 47 | RSTN | input | External reset input, active low |
| 48 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 49 | SA | input | I2C address selection: pull to DVDD or float for address 0xB2, connect to ground for address 0x56 |
| 50 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 51 | D23 | output | Video output data bit 23 |
| 52 | D22 | output | Video output data bit 22 |
| 53 | D21 | output | Video output data bit 21 |
| 54 | D20 | output | Video output data bit 20 |
| 55 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 56 | D19 | output | Video output data bit 19 |
| 57 | D18 | output | Video output data bit 18 |
| 58 | D17 | output | Video output data bit 17 |
| 59 | D16 | output | Video output data bit 16 |
| 60 | D15 | output | Video output data bit 15 |
| 61 | D14 | output | Video output data bit 14 |
| 62 | D13 | output | Video output data bit 13 |
| 63 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 64 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 65 | D12 | output | Video output data bit 12 |
| 66 | D11 | output | Video output data bit 11 |
| 67 | D10 | output | Video output data bit 10 |
| 68 | D9 | output | Video output data bit 9 |
| 69 | D8 | output | Video output data bit 8 |
| 70 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 71 | DVDD12 | power_in | Core power supply, 1.2V nominal, range 1.08V to 1.32V |
| 72 | D7 | output | Video output data bit 7 |
| 73 | D6 | output | Video output data bit 6 |
| 74 | D5 | output | Video output data bit 5 |
| 75 | PCLK | output | Pixel clock output, SDR frequency range 25-300 MHz or DDR frequency range 25-150 MHz |
| 76 | DVDD | power_in | Digital I/O power supply, supports 3.3V, 2.5V, or 1.8V |
| 77 | GND-PAD | power_in | Exposed thermal and ground pad |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Macrosilicon |
| Package | QFN-76-EP(9x9) |
| Category | Interface |
| Pins | 77 |
CAD (KiCad official)
- Symbol:
MS7200 - Footprint:
Package_DFN_QFN:QFN-76-1EP_9x9mm_P0.4mm_EP3.8x3.8mm - 3D model: QFN-76-EP(9x9) (KiCad packages3D, STEP)
- 3D model files:
ms7200-etched.step/ms7200-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ms7200.step/ms7200.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Macrosilicon datasheet (22 pp, sha256
2961de952884a0f4, retrieved 2026-09-29, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).