component
MS5620
Public Made by Adomby adom
Hangzhou Ruimeng Tech Digital To Analog Converters (DAC), SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
{
"slug": "ms5620",
"version": "0.1.0",
"type": "component",
"description": "Hangzhou Ruimeng Tech Digital To Analog Converters (DAC), SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"data acquisition",
"ms5620",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ms5620.kicad_sym",
"ms5620.kicad_mod",
"ms5620.glb",
"ms5620.step",
"ms5620.lbr",
"docs/hero.png",
"docs/ms5620-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ms5620-hero.glb",
"ms5620-hero.overlay.json",
"ms5620-etched.glb"
],
"component": {
"mpn": "MS5620",
"manufacturer": "Hangzhou Ruimeng Tech",
"package": "SOP-14",
"pin_count": 14,
"category": "Data Acquisition",
"subcategory": "Digital To Analog Converters (DAC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588907935950495744",
"parts": {
"symbol": "ms5620.kicad_sym",
"footprint": "ms5620.kicad_mod",
"model_3d": "ms5620-hero.glb",
"model_3d_plain": "ms5620-etched.glb",
"model_3d_step": "ms5620-etched.step",
"model_3d_step_plain": "ms5620.step",
"lbr": "ms5620.lbr"
},
"distributor_links": {
"lcsc": "C1509044"
},
"distributor_check": {
"checked_at": "2026-10-18T18:54:17Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Reference ground potential for the device; the DAC output of 0 V (zero code) is referenced to this pin."
},
{
"number": "2",
"name": "REFA",
"type": "input",
"description": "Reference voltage input for DAC channel A, which has high input impedance; the absolute input range is -0.3 V to VDD+0.3 V."
},
{
"number": "3",
"name": "REFB",
"type": "input",
"description": "Reference voltage input for DAC channel B, which has high input impedance; the absolute input range is -0.3 V to VDD+0.3 V."
},
{
"number": "4",
"name": "REFC",
"type": "input",
"description": "Reference voltage input for DAC channel C, which has high input impedance; the absolute input range is -0.3 V to VDD+0.3 V."
},
{
"number": "5",
"name": "REFD",
"type": "input",
"description": "Reference voltage input for DAC channel D, which has high input impedance; the absolute input range is -0.3 V to VDD+0.3 V."
},
{
"number": "6",
"name": "DATA",
"type": "input",
"description": "Serial interface digital data input; each bit is written into the serial register on the falling edge of CLK, with digital inputs limited to -0.3 V to VDD+0.3 V."
},
{
"number": "7",
"name": "CLK",
"type": "input",
"description": "Serial interface clock; input data is written into the serial register on the falling edge of CLK, with a maximum clock frequency of 1 MHz."
},
{
"number": "8",
"name": "LOAD",
"type": "input",
"description": "Serial interface data load; when LDAC is low, a falling edge on LOAD latches data into the output latch and immediately converts it on the selected DAC channel."
},
{
"number": "9",
"name": "DACD",
"type": "output",
"description": "Analog voltage output of DAC channel D, buffered with a selectable gain of 1 or 2 times the reference voltage."
},
{
"number": "10",
"name": "DACC",
"type": "output",
"description": "Analog voltage output of DAC channel C, buffered with a selectable gain of 1 or 2 times the reference voltage."
},
{
"number": "11",
"name": "DACB",
"type": "output",
"description": "Analog voltage output of DAC channel B, buffered with a selectable gain of 1 or 2 times the reference voltage."
},
{
"number": "12",
"name": "DACA",
"type": "output",
"description": "Analog voltage output of DAC channel A, buffered with a selectable gain of 1 or 2 times the reference voltage."
},
{
"number": "13",
"name": "LDAC",
"type": "input",
"description": "DAC data load; when high, the DAC outputs are not updated while data is shifted in, and the outputs update only on a high-to-low transition of LDAC."
},
{
"number": "14",
"name": "VDD",
"type": "power_in",
"description": "Power supply voltage; recommended operation is 2.7 V to 5.25 V, with an absolute maximum of 7 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The recommended-conditions reference voltage entry ('参考电压,VREF[A|B|C|D] VDD-1.5 V') has no clearly l; The pin diagram (管脚排列图) on page 3 is an image and was not present in the text; pin numbers and names"
],
"pages_sent": 17,
"cost_usd": 0.0528,
"at": "2026-10-18T18:51:53"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588907935950495744",
"pages": 17,
"sha256": "514bf752edf059d8",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ms5620.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ms5620-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "398c815e78b43bc409f61ac50fc1332b41f79f714f7e7ae237e2d7577d2b8843",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}