component
MS2575
Public Made by Adomby adom
Hangzhou Ruimeng Tech Buffers / Drivers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMS2575
Hangzhou Ruimeng Tech · Buffers / Drivers · SOP-16
MS2575 from Hangzhou Ruimeng Tech, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1B | input | Channel 1 inverting signal input. |
| 2 | 1A | input | Channel 1 non-inverting signal input. |
| 3 | 1Y | tri_state | Channel 1 three-state signal output, high when input is open (fail-safe). |
| 4 | EN | input | Active-high enable input; outputs are high-impedance when EN is low and EN* is high. |
| 5 | 2Y | tri_state | Channel 2 three-state signal output, high when input is open (fail-safe). |
| 6 | 2A | input | Channel 2 non-inverting signal input. |
| 7 | 2B | input | Channel 2 inverting signal input. |
| 8 | GND | power_in | Ground. |
| 9 | 3B | input | Channel 3 inverting signal input. |
| 10 | 3A | input | Channel 3 non-inverting signal input. |
| 11 | 3Y | tri_state | Channel 3 three-state signal output, high when input is open (fail-safe). |
| 12 | EN* | input | Active-low enable input; outputs are high-impedance when EN is low and EN* is high. |
| 13 | 4Y | tri_state | Channel 4 three-state signal output, high when input is open (fail-safe). |
| 14 | 4A | input | Channel 4 non-inverting signal input. |
| 15 | 4B | input | Channel 4 inverting signal input. |
| 16 | VCC | power_in | Power supply, 2.5 V to 5.5 V recommended (5 V typical), absolute maximum 6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Hangzhou Ruimeng Tech |
| Package | SOP-16 |
| Category | Logic ICs |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VCC | -0.3 | 6 | V | 4 | ||
| Input voltage range (A, B) | -15 | 15 | V | 4 | |||
| Maximum junction temperature | 150 | °C | 4 | ||||
| Storage temperature range | Tstg | -60 | 150 | °C | 4 | ||
| ESD voltage (HBM), bus pins A, B | -20 | 20 | kV | HBM, bus A, B pins | 4 | ||
| Supply voltage | VCC | 2.5 | 5 | 5.5 | V | 4 | |
| High-level input voltage | VIH | 2 | V | max printed as VCC | 4 | ||
| Low-level input voltage | VIL | 0 | 0.8 | V | 4 | ||
| Input common-mode voltage | VIC | -15 | 15 | V | 4 | ||
| High-level output current | IOH | -6 | mA | 4 | |||
| Low-level output current | IOL | 6 | mA | 4 | |||
| Operating temperature | -40 | 25 | 125 | °C | 4 | ||
| Differential input high threshold | VIT+ | 0.2 | V | VIC=-7V to 7V | 5 | ||
| Differential input high threshold | VIT+ | 0.1 | V | VIC=0V to 5.5V | 5 | ||
| Differential input low threshold | VIT- | -0.2 | V | VIC=-7V to 7V | 5 | ||
| Differential input low threshold | VIT- | -0.1 | V | VIC=0V to 5.5V | 5 | ||
| Enable input clamp voltage | VIK | -0.8 | -1.5 | V | VCC=4.5V, Iin=-18mA | 5 | |
| High-level output voltage | VOH | 3.8 | V | IOH = -6mA, VID = +200 mV | 5 | ||
| Low-level output voltage | VOL | 0.2 | 0.3 | V | IOL = 6 mA, VID = -200 mV | 5 | |
| Output three-state current | IOZ | -10 | 1 | 10 | uA | Vout = 0V or Vcc | 5 |
| A/B input current | Ii | 0.15 | mA | Vi=15V, other pins 0V | 5 | ||
| A/B input current | Ii | -0.2 | mA | Vi=-15V, other pins 0V | 5 | ||
| High-level enable current | 120 | 200 | uA | Vi=2.7V | 5 | ||
| Low-level enable current | 130 | -200 | uA | Vi=0.4V | 5 | ||
| Input resistance | 130 | 150 | kΩ | PIN to GND | 5 | ||
| Quiescent supply current | ICC | 0.8 | 1 | mA | VCC=5.5V | 5 | |
| Input hysteresis | (VIT+)-(VIT-) | 60 | mV | 5 | |||
| High-to-low propagation delay | tPHLD | 80 | 100 | 110 | ns | CL=15pF, VID=200mV, VCC=+5.0V, TA=+25°C | 5 |
| Low-to-high propagation delay | tPLHD | 80 | 100 | 110 | ns | CL=15pF, VID=200mV, VCC=+5.0V, TA=+25°C | 5 |
| Delay skew /tPHLD-tPLHD/ | tSKD | 0 | 10 | 20 | ps | CL=15pF, VID=200mV, VCC=+5.0V, TA=+25°C | 5 |
| Channel-to-channel delay skew | tSK1 | 0 | 2 | 5 | ns | CL=15pF, VID=200mV, VCC=+5.0V, TA=+25°C | 5 |
| High level to high-impedance time | tPHZ | 35 | 40 | ns | CL=15pF, VCC=+5.0V, TA=+25°C | 5 | |
| Low level to high-impedance time | tPLZ | 35 | 40 | ns | CL=15pF, VCC=+5.0V, TA=+25°C | 5 | |
| High-impedance to high level time | tPZH | 4 | 10 | ns | CL=15pF, VCC=+5.0V, TA=+25°C | 5 | |
| High-impedance to low level time | tPZL | 4 | 10 | ns | CL=15pF, VCC=+5.0V, TA=+25°C | 5 |
CAD (KiCad official)
- Symbol:
MS2575 - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
ms2575-etched.step/ms2575-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ms2575.step/ms2575.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Hangzhou Ruimeng Tech datasheet (12 pp, sha256
045eee1ab07990bb, retrieved 2026-10-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).