component
MP6907GJ-Z
Public Made by Adomby adom
Monolithic Power Systems Monitors & Reset Circuits, TSOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 12d ago |
| viewers | 12d ago |
| mp6907gj-z-etched.glb | 12d ago |
| mp6907gj-z-etched.step | 12d ago |
| mp6907gj-z-hero.glb | 12d ago |
| mp6907gj-z-hero.overlay.json | 12d ago |
| mp6907gj-z.glb | 12d ago |
| mp6907gj-z.kicad_mod | 12d ago |
| mp6907gj-z.kicad_sym | 12d ago |
| mp6907gj-z.lbr | 12d ago |
| mp6907gj-z.step | 12d ago |
| package.json | 12d ago |
| page.json | 12d ago |
| README.md | 12d ago |
MP6907GJ-Z
Monolithic Power Systems · Monitors & Reset Circuits · TSOT-23-6
MP6907GJ-Z from Monolithic Power Systems, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PGND | power_in | Power ground, which is the return for the driver switch. |
| 2 | LL | passive | Light-load timing setting: a resistor connected to LL sets the light-load timing, and pulling LL low disables the gate driver. |
| 3 | VD | input | FET drain voltage sense, which can rise as high as 180V. |
| 4 | VDD | power_in | Supply voltage, with a recommended operating range of 4.2V to 35V. |
| 5 | VSS | power_in | Ground, also used as the reference for VD. |
| 6 | VG | output | Gate driver output for the external synchronous MOSFET. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Monolithic Power Systems |
| Package | TSOT-23-6 |
| Category | Power Management ICs |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDD to VSS | VDD | -0.3 | 38 | V | 3 | ||
| PGND to VSS | PGND | -0.3 | 0.3 | V | 3 | ||
| VG to VSS | VG | -0.3 | 20 | V | 3 | ||
| VD to VSS | VD | -1 | 180 | V | 3 | ||
| SYNC, LL, EN to VSS | -0.3 | 6.5 | V | 3 | |||
| Storage temperature | -55 | 150 | °C | 3 | |||
| Junction temperature | 150 | °C | 3 | ||||
| Lead temperature (solder) | 260 | °C | 3 | ||||
| VDD to VSS recommended operating range | VDD | 4.2 | 35 | V | 3 | ||
| Maximum junction temperature | TJ | 125 | °C | 3 | |||
| Thermal resistance junction-to-ambient TSOT23-6 | θJA | 220 | °C/W | Measured on JESD51-7, 4-layer PCB | 3 | ||
| VDD voltage range | 4.2 | 35 | V | 4 | |||
| VDD UVLO rising | 3.7 | 3.97 | 4.2 | V | 4 | ||
| VDD UVLO hysteresis | 0.13 | 0.185 | 0.24 | V | 4 | ||
| Operating current | ICC | 8.5 | 10 | mA | CLOAD = 4.7nF, FSW = 100kHz | 4 | |
| Quiescent current | IQ | 2.5 | 3.2 | mA | VSS - VD = 0.5V | 4 | |
| Shutdown current | 105 | 150 | µA | VDD = 4V, EN = 0V | 4 | ||
| Shutdown current | 120 | 200 | µA | VDD = 20V, EN = 0V | 4 | ||
| Shutdown current | 400 | µA | VDD = 4V, LL = 0V | 4 | |||
| Shutdown current | 450 | µA | VDD = 20V, LL = 0V | 4 | |||
| Light-load mode current | 155 | 210 | µA | 4 | |||
| Enable UVLO rising | VEN-R | 1.4 | 1.74 | 2.1 | V | 4 | |
| Enable UVLO hysteresis | 0.1 | 0.27 | 0.45 | V | 4 | ||
| Internal pull-up current on EN | 12 | 21 | µA | 4 | |||
| VSS - VD forward voltage | Vfwd | 48 | 65 | 82 | mV | 4 | |
| Turn-off threshold (VSS - VD) | 5 | 15 | 28 | mV | 4 | ||
| Turn-on delay | TDon | 60 | 105 | ns | CLOAD = 4.7nF, VGS = 2V | 4 | |
| Turn-on delay | TDon | 85 | 150 | ns | CLOAD = 10nF, VGS = 2V | 4 | |
| Turn-on blanking time | TB_ON | 0.85 | 1.55 | 2.35 | µs | CLOAD = 4.7nF | 4 |
| Turn-off blanking VDS threshold | VB_OFF | 1.2 | 1.7 | 2.2 | V | 4 | |
| Turn-off threshold on SYNC | VSYN | 1.8 | 2.12 | 2.5 | V | 4 | |
| Internal pull-down current on SYNC | VSYNC | 10 | 15 | µA | VSYNC = 5V | 4 | |
| Light-load enter SYNC duration | TSYN | 70 | 95 | 125 | µs | 4 | |
| Light-load enter pulse width | TLL | 1.4 | 1.95 | 2.5 | µs | RLL = 100kΩ | 4 |
| Gate disable threshold on LL | VLL_DIS | 0.1 | 0.2 | 0.3 | V | 4 | |
| Turn-on threshold (VDS) | VLL-DS | -320 | -220 | -120 | mV | VDD = 12V | 4 |
| SYNC turn-off propagation delay | 45 | 90 | ns | 4 | |||
| Turn-off total delay | TDoff | 40 | 80 | ns | VD = VSS, CLOAD = 4.7nF, RGATE = 0Ω, VGS = 2V | 4 | |
| Turn-off total delay | TDoff | 50 | 100 | ns | VD = VSS, CLOAD = 10nF, RGATE = 0Ω, VGS = 2V | 4 | |
| Pull-down impedance | 0.8 | 1.6 | Ω | 4 | |||
| Thermal shutdown hysteresis | 10 | °C | 4 | ||||
| Thermal shutdown | 150 | °C | 4 | ||||
| Turn-off blanking time | TB_OFF | 160 | ns | CLOAD = 4.7nF | 4 | ||
| Input bias current on VD | 1 | µA | VD = 180V | 4 | |||
| Light-load enter pulse width hysteresis | TLL-H | 0.25 | µs | RLL = 100kΩ | 4 | ||
| VG (low) | VG-L | 0.1 | V | ILOAD = 1mA | 4 | ||
| VG (high) | VG-H | 10 | 11.7 | 13 | V | VDD > 10V | 4 |
| Turn-off propagation delay | 15 | ns | VD = VSS | 4 | |||
| Maximum source current | 0.5 | A | 4 |
CAD (KiCad official)
- Symbol:
MP6907GJ-Z - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
mp6907gj-z-etched.step/mp6907gj-z-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mp6907gj-z.step/mp6907gj-z.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Monolithic Power Systems datasheet (17 pp, sha256
75410c056f884a2d, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).