component
MP6539GV-Z
Public Made by Adomby adom
Monolithic Power Systems Others, QFN-28(4x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322
{
"slug": "mp6539gv-z",
"version": "0.1.0",
"type": "component",
"description": "Monolithic Power Systems Others, QFN-28(4x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"others",
"mp6539gv-z",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mp6539gv-z.kicad_sym",
"mp6539gv-z.kicad_mod",
"mp6539gv-z.glb",
"mp6539gv-z.step",
"mp6539gv-z.lbr",
"docs/hero.png",
"docs/mp6539gv-z-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"mp6539gv-z-hero.glb",
"mp6539gv-z-hero.overlay.json",
"mp6539gv-z-etched.glb"
],
"component": {
"mpn": "MP6539GV-Z",
"manufacturer": "Monolithic Power Systems",
"package": "QFN-28(4x5)",
"pin_count": 29,
"category": "Others",
"subcategory": "Others",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602748243168686080",
"parts": {
"symbol": "mp6539gv-z.kicad_sym",
"footprint": "mp6539gv-z.kicad_mod",
"model_3d": "mp6539gv-z-hero.glb",
"model_3d_plain": "mp6539gv-z-etched.glb",
"model_3d_step": "mp6539gv-z-etched.step",
"model_3d_step_plain": "mp6539gv-z.step",
"lbr": "mp6539gv-z.lbr"
},
"distributor_links": {
"lcsc": "C5676243",
"digikey": "1589-MP6539GV-ZTR-ND",
"mouser": "946-MP6539GV-Z"
},
"distributor_check": {
"checked_at": "2026-10-20T03:48:48Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "1589-MP6539GV-ZTR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "946-MP6539GV-Z",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the device; the exposed pad on the backside is also connected to GND."
},
{
"number": "2",
"name": "VIN",
"type": "power_in",
"description": "Input supply voltage with a recommended operating range of +8V to 100V."
},
{
"number": "3",
"name": "CSO",
"type": "output",
"description": "Current sense output and OCP off-time adjust; requires at least 1nF from CSO to ground for stability."
},
{
"number": "4",
"name": "LDO",
"type": "power_out",
"description": "Gate drive LDO output that connects directly to VREG for currents up to about 5mA, or drives the base of an external NPN for higher current."
},
{
"number": "5",
"name": "VREG",
"type": "power_in",
"description": "Gate driver supply voltage with a recommended operating range of 8.5V to 14V."
},
{
"number": "6",
"name": "BSTA",
"type": "power_out",
"description": "Bootstrap output for phase A, with a bootstrap capacitor connected between SHA and BSTA and an absolute maximum of 120V."
},
{
"number": "7",
"name": "SHA",
"type": "passive",
"description": "High-side source connection for phase A, which is the bootstrap capacitor reference node."
},
{
"number": "8",
"name": "GHA",
"type": "output",
"description": "High-side gate drive output for phase A, driving the HS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "9",
"name": "GLA",
"type": "output",
"description": "Low-side gate drive output for phase A, driving the LS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "10",
"name": "BSTB",
"type": "power_out",
"description": "Bootstrap output for phase B, with a bootstrap capacitor connected between SHB and BSTB and an absolute maximum of 120V."
},
{
"number": "11",
"name": "SHB",
"type": "passive",
"description": "High-side source connection for phase B, which is the bootstrap capacitor reference node."
},
{
"number": "12",
"name": "GHB",
"type": "output",
"description": "High-side gate drive output for phase B, driving the HS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "13",
"name": "GLB",
"type": "output",
"description": "Low-side gate drive output for phase B, driving the LS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "14",
"name": "BSTC",
"type": "power_out",
"description": "Bootstrap output for phase C, with a bootstrap capacitor connected between SHC and BSTC and an absolute maximum of 120V."
},
{
"number": "15",
"name": "SHC",
"type": "passive",
"description": "High-side source connection for phase C, which is the bootstrap capacitor reference node."
},
{
"number": "16",
"name": "GHC",
"type": "output",
"description": "High-side gate drive output for phase C, driving the HS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "17",
"name": "GLC",
"type": "output",
"description": "Low-side gate drive output for phase C, driving the LS-FET gate with a 0.8A source and 1A sink capability."
},
{
"number": "18",
"name": "LSS",
"type": "passive",
"description": "Low-side source connection to the shared current sense resistor; absolute maximum rating is -0.3V to 4V."
},
{
"number": "19",
"name": "LSC",
"type": "input",
"description": "Phase C low-side input pin that controls the LS-FET gate together with HSC per the input logic truth table."
},
{
"number": "20",
"name": "LSB",
"type": "input",
"description": "Phase B low-side input pin that controls the LS-FET gate together with HSB per the input logic truth table."
},
{
"number": "21",
"name": "LSA",
"type": "input",
"description": "Phase A low-side input pin that controls the LS-FET gate together with HSA per the input logic truth table."
},
{
"number": "22",
"name": "HSC",
"type": "input",
"description": "Phase C high-side input pin that controls the HS-FET gate together with LSC per the input logic truth table."
},
{
"number": "23",
"name": "HSB",
"type": "input",
"description": "Phase B high-side input pin that controls the HS-FET gate together with LSB per the input logic truth table."
},
{
"number": "24",
"name": "HSA",
"type": "input",
"description": "Phase A high-side input pin that controls the HS-FET gate together with LSA per the input logic truth table."
},
{
"number": "25",
"name": "nFAULT",
"type": "output",
"description": "Open-drain fault indication output that is driven logic low during a fault condition such as OCP or over-temperature."
},
{
"number": "26",
"name": "nSLEEP",
"type": "input",
"description": "Sleep mode input where logic low enters low-power sleep and logic high enables the device, with an internal 450kΩ pulldown."
},
{
"number": "27",
"name": "OCREF",
"type": "input",
"description": "Over-current protection reference input with a recommended voltage range of 0.125V to 2.4V."
},
{
"number": "28",
"name": "DT",
"type": "passive",
"description": "Dead-time setting pin where a resistor to GND sets dead time per tDEAD = 0.044×R(kΩ) + 0.1 µs, and tying DT to GND applies the internal minimum."
},
{
"number": "29",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The exposed thermal pad on the QFN backside is not a numbered pin in the pin table and is not includ; Pin types for BSTx, LDO and VREG, SHx, LSS and DT were assigned from functional descriptions (bootst; The QFN-28 pin-number labels in the page 3 package drawing are not in a clean order in the extracted",
"exposed pad 29 added from the footprint"
],
"pages_sent": 15,
"cost_usd": 0.08,
"at": "2026-10-20T03:48:33"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602748243168686080",
"pages": 15,
"sha256": "409284a676a5ee03",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 29,
"described": 29,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "mp6539gv-z.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
5.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "028686d522379f70cdcac54d7cbc05f7e8d72fe41515288068d2e2da8d27bc8d",
"checked": "2026-10-20",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mp6539gv-z-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
5.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3c1ee3d1263069e01721c0e2738a572c68fa4984db3d506b2705e557b0ae828c",
"checked": "2026-10-20",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}