main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers mp1497sgj-z: viewers · Ray 17d ago
mp1497sgj-z-etched.glb Publish 0.1.0 · Ray 17d ago
mp1497sgj-z-etched.step mp1497sgj-z: factory component page (tier=lcsc) · Ray 17d ago
mp1497sgj-z-hero.glb mp1497sgj-z: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
mp1497sgj-z-hero.overlay.json Publish 0.1.0 · Ray 17d ago
mp1497sgj-z.glb Publish 0.1.0 · Ray 17d ago
mp1497sgj-z.kicad_mod Publish 0.1.0 · Ray 17d ago
mp1497sgj-z.kicad_sym Publish 0.1.0 · Ray 17d ago
mp1497sgj-z.lbr Publish 0.1.0 · Ray 17d ago
mp1497sgj-z.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

MP1497SGJ-Z

Monolithic Power Systems · DC-DC Converters · TSOT-23-8

MP1497SGJ-Z from Monolithic Power Systems, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SS passive Soft-start pin: connect an external capacitor to program the soft-start time, which charges with an internal 11µA current source (5µA to 17µA range) until the 0.8V reference is reached.
2 IN power_in Supply voltage input for the 4.5V-to-16V input rail; decouple with C1 and connect using a wide PCB trace.
3 SW power_out Switch output node, to be connected using a wide PCB trace.
4 GND power_in System ground and reference ground for the regulated output voltage; connect to GND with copper and vias.
5 BST passive Bootstrap pin: a capacitor between SW and BST forms the floating supply for the high-side driver, and a 10Ω resistor between SW and the BST capacitor is strongly recommended to reduce SW spike voltage.
6 EN/SYNC input Enable input: drive high to enable the regulator, and apply an external clock in the 300kHz-to-2MHz range to synchronize the switching frequency.
7 VCC power_out Internal 5V bias supply output that must be decoupled with a 0.1µF-to-0.22µF capacitor placed close to the VCC and GND pins; capacitance must not exceed 0.22µF.
8 FB input Feedback input connected to the tap of the external output divider; the oscillator frequency is lowered when FB falls below 400mV to prevent current-limit run-away during a short circuit.

Key specifications

Parameter Value
Manufacturer Monolithic Power Systems
Package TSOT-23-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Feedback Voltage (TA=25°C) VFB 791 807 823 mV TA=25°C 3
Feedback Voltage (over temperature) VFB 787 807 827 mV -40°C<TA<85°C (not tested in production) 3
Oscillator Frequency fSW 410 500 600 kHz VFB=750mV 3
EN Rising Threshold VEN_RISING 1.1 1.4 1.75 V 3
EN Falling Threshold VEN_FALLING 1 1.25 1.55 V 3
VIN Under-Voltage Lockout Threshold-Rising INUVVth 3.6 3.9 4.2 V 3
Soft-Start Current ISS 5 11 17 μA 3
Maximum Duty Cycle DMAX 90 95 % VFB=700mV 3
Current Limit ILIMIT 4.2 5 A Under 40% Duty Cycle 3
Sync Frequency Range fSYNC 0.3 2 MHz 3
Feedback Current IFB 10 50 nA VFB=820mV 3
Supply Current (Quiescent) Iq 0.7 1 mA VEN = 2V, VFB = 1V 3
Input Voltage (absolute maximum) VIN -0.3 17 V 2
Switch Output Voltage (absolute maximum) VSW -0.3 17 V -5V for <10ns; 19V for 5ns (transient) 2
All Other Pins (absolute maximum) -0.3 6 V Footnote 2: EN pin ABS MAX detailed on page 9 2
Continuous Power Dissipation 1.25 W TA = +25°C 2
Junction Temperature 150 °C 2
Storage Temperature -65 150 °C 2
Output Voltage VOUT 0.8 V Upper limit printed as VIN x DMAX (not numeric) 2
Operating Junction Temperature TJ -40 125 °C 2
Shutdown Supply Current IIN 1 μA VEN = 0V 3
HS-Switch ON Resistance HSRDS-ON 120 mΩ VBST-SW=5V 3
LS-Switch ON Resistance LSRDS-ON 50 mΩ VCC=5V 3
Switch Leakage SWLKG 1 μA VEN = 0V, VSW = 12V 3
Fold-back Frequency fFB 0.5 fSW VFB<400mV 3
Minimum ON Time τON_MIN 60 ns 3
EN Input Current IEN 2 μA VEN=2V 3
EN Input Current IEN 0 μA VEN=0 3
EN Turn Off Delay ENTd-off 8 μs 3
VIN Under-Voltage Lockout Threshold-Hysteresis INUVHYS 650 mV 3
VCC Regulator VCC 5 V 3
VCC Load Regulation 3 % ICC=5mA 3
Thermal Shutdown 150 °C Guaranteed by design 3
Thermal Hysteresis 20 °C Guaranteed by design 3
Thermal Resistance Junction-to-Ambient (TSOT23-8) θJA 100 °C/W Measured on JESD51-7, 4-layer PCB 2
Thermal Resistance Junction-to-Case (TSOT23-8) θJC 55 °C/W Measured on JESD51-7, 4-layer PCB 2

CAD (KiCad official)

  • Symbol: MP1497SGJ-Z
  • Footprint: Package_TO_SOT_SMD:TSOT-23-8
  • 3D model: TSOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: mp1497sgj-z-etched.step / mp1497sgj-z-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mp1497sgj-z.step / mp1497sgj-z.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Monolithic Power Systems datasheet (15 pp, sha256 83ed37c6cb9b4017, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF