main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers mmdtc143ze: viewers · Ray 2d ago
mmdtc143ze-etched.glb Publish 0.1.0 · Ray 2d ago
mmdtc143ze-etched.step mmdtc143ze: factory component page (tier=lcsc) · Ray 2d ago
mmdtc143ze-hero.glb mmdtc143ze: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
mmdtc143ze-hero.overlay.json Publish 0.1.0 · Ray 2d ago
mmdtc143ze.glb Publish 0.1.0 · Ray 2d ago
mmdtc143ze.kicad_mod Publish 0.1.0 · Ray 2d ago
mmdtc143ze.kicad_sym Publish 0.1.0 · Ray 2d ago
mmdtc143ze.lbr Publish 0.1.0 · Ray 2d ago
mmdtc143ze.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago
verification.json Verified: Published by the parts factory: tier lcsc, 3 pins · Ray 2d ago

MMDTC143ZE

ST(Semtech) · Digital Transistors · SOT-523

MMDTC143ZE from ST(Semtech), in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Base input Base (input) of the NPN digital transistor, connected through built-in R1 (4.7 kΩ typ.) with R2/R1 = 10 typ., input voltage range -10 to +40 V.
2 Emitter passive Emitter (common) of the transistor, connected to the circuit ground/common side of R2.
3 Collector passive Collector (output) of the transistor, rated VCEO 50 V and IC 100 mA maximum.

Key specifications

Parameter Value
Manufacturer ST(Semtech)
Package SOT-523
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector Emitter Voltage VCEO 50 V 1
Input Voltage VI -10 40 V 1
Collector Current IC 100 mA 1
Power Dissipation Ptot 150 mW 1
Junction Temperature Tj 150 OC 1
Storage Temperature Range Tstg -55 150 OC 1
Thermal Resistance from Junction to Ambient RθJA 833 /W Device mounted on FR-4 substrate PC board, with minimum recommended pad layout 1
DC Current Gain hFE 80 - VCE = 5 V, IC = 10 mA 2
Collector Base Cutoff Current ICBO 0.1 µA VCB = 50 V 2
Emitter Base Cutoff Current IEBO 1.8 mA VEB = 5 V 2
Collector Emitter Saturation Voltage VCE(sat) 0.25 V IC = 5 mA, IB = 0.25 mA 2
Input on Voltage VI(on) 1.3 V VCE = 0.3 V, IC = 5 mA 2
Input off Voltage VI(off) 0.5 V VCE = 5 V, IC = 100 µA 2
Input Resistance R1 3.29 4.7 6.11 KΩ 2
Resistance Ratio R2 / R1 8 10 12 - 2

CAD (KiCad official)

  • Symbol: MMDTC143ZE
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: mmdtc143ze-etched.step / mmdtc143ze-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mmdtc143ze.step / mmdtc143ze.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ST(Semtech) datasheet (4 pp, sha256 865718ee075cdb45, retrieved 2026-11-04, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF