main
History Download
Ray Publish 0.1.0 acf516c 5d ago

MMBZ27VA

JSMSEMI · TVS · SOT-23

MMBZ27VA from JSMSEMI, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 K1 passive Cathode of the first unidirectional Zener TVS, used with pin 3 (VRWM 22 V, VBR 25.65-28.35 V at 1.0 mA, VC 40 V at 1.0 A for MMBZ27VA).
2 K2 passive Cathode of the second unidirectional Zener TVS, used with pin 3 (VRWM 22 V, VBR 25.65-28.35 V at 1.0 mA, VC 40 V at 1.0 A for MMBZ27VA).
3 A passive Common anode of both Zener TVS diodes; pins 1 and 2 are each tied against it for unidirectional use, or pins 1 and 2 form a single bidirectional device.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOT-23
Category TVS/Fuse/Board Level Protection
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse leakage current IR 50 nA @ VRWM = 22 V 2
Breakdown voltage VBR 25.65 27 28.35 V @ IT = 1.0 mA 2
Forward voltage VF 0.9 V @ IF = 10 mA 2
Maximum temperature coefficient of VBR VBR 24.3 mV/°C 2
Maximum reverse peak pulse current IPP 1 A 2
Peak power dissipation PPK 40 W @ 1.0 ms, TA = 25 °C; MMBZ12VA thru MMBZ33VA (24 W for MMBZ5V6A thru MMBZ10VA) 1
Total power dissipation on FR-5 board PD 225 mW @ TA = 25 °C, FR-5 board 1
Total power dissipation on alumina substrate PD 300 mW @ TA = 25 °C, alumina substrate 1
Junction and storage temperature range TJ, TSTG -55 150 °C 1
Lead solder temperature (maximum) TL 260 °C 10 second duration 1
Derate above 25 °C, FR-5 board 1.8 mW/°C above TA = 25 °C, FR-5 board 1
Derate above 25 °C, alumina substrate 2.4 mW/°C above TA = 25 °C, alumina substrate 1
Thermal resistance junction-to-ambient, FR-5 board RθJA 556 °C/W FR-5 board 1
Thermal resistance junction-to-ambient, alumina substrate RθJA 417 °C/W alumina substrate 1
Clamping voltage VC 40 V @ IPP (1.0 A, per IPP column of same row) 2
Working peak reverse voltage VRWM 22 V 2

CAD (KiCad official)

  • Symbol: MMBZ27VA
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (5 pp, sha256 4c8a4fab17d6f64b, retrieved 2026-11-04, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF