main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers mic44f19ymme: viewers · Ray 3h ago
mic44f19ymme-etched.glb Publish 0.1.0 · Ray 3h ago
mic44f19ymme-etched.step mic44f19ymme: factory component page (tier=mfr) · Ray 3h ago
mic44f19ymme-hero.glb mic44f19ymme: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
mic44f19ymme-hero.overlay.json Publish 0.1.0 · Ray 3h ago
mic44f19ymme.glb Publish 0.1.0 · Ray 3h ago
mic44f19ymme.kicad_mod Publish 0.1.0 · Ray 3h ago
mic44f19ymme.kicad_sym Publish 0.1.0 · Ray 3h ago
mic44f19ymme.lbr Publish 0.1.0 · Ray 3h ago
mic44f19ymme.step Publish 0.1.0 · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Publish 0.1.0 · Ray 3h ago

MIC44F19YMME

Microchip Tech · Gate Drive ICs · MSOP-8-EP

MIC44F19YMME from Microchip Tech, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Driver output; redundant OUT pin (paired with pin 8) that lowers driver impedance, swinging within 25 mV of VDD or ground and sourcing/sinking 6A peak.
2 VDD power_in Supply input, operating range 4.5V to 12.6V (absolute maximum +13V).
3 NC unconnected No connect.
4 IN input Logic input; for the MIC44F19 logic-high gives a low output and logic-low gives a high output (inverting), with a TTL-compatible threshold of about 1.7V (VIH) and 1.53V (VIL) typical.
5 EN/UVLO input Enable/undervoltage-lockout input: pulling it below the 1.4V typical enable threshold disables the driver (MIC44F19 output goes high), floating it enables the driver with the internal 4.2V UVLO, and a resistor divider can set a different UVLO threshold.
6 GND power_in Ground.
7 GND power_in Ground.
8 OUT output Driver output; redundant OUT pin (paired with pin 1) that lowers driver impedance, swinging within 25 mV of VDD or ground and sourcing/sinking 6A peak.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package MSOP-8-EP
Category Power Supply Chip
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage Range VDD 4.5 12.6 V 4
High Output Quiescent Current IS 2.5 mA VIN = 0V (MIC44F19/20) 4
Low Output Quiescent Current IS 2.5 mA VIN = 5V (MIC44F19/20) 4
Shutdown Current ISD 200 µA VEN = 0V 4
Enable Threshold VEN 1.3 1.4 1.5 V 4
Undervoltage Lockout Threshold (Internally Set) VUVLO 3.6 4.2 4.4 V VEN = open, VDD rising. 4
Logic 1 Input Voltage VIH 1.615 1.7 1.785 V TA = +25°C (±5%) 4
Logic 1 Input Voltage VIH 1.53 1.7 1.87 V Over temperature range (±10%) 4
Logic 0 Input Voltage VIL 1.45 1.53 1.607 V TA = +25°C (±5%) 4
Logic 0 Input Voltage VIL 1.377 1.53 1.683 V Over temperature range (±10%) 4
Input Current IIN 5 µA 4.5V ≤ VIN ≤ 10V 4
Input Voltage Range VIN 0 V Steady State Voltage, Note 2 4
Output Low Voltage VOL 0.025 V See Functional Block Diagram 4
Output Resistance, Output High RO 2 Ω IOUT = 100 mA, VDD = 12V 4
Output Resistance, Output High RO 3 Ω IOUT = 100 mA, VDD = 5V 4
Output Resistance, Output Low RO 2 Ω IOUT = 100 mA, VDD = 12V 4
Output Resistance, Output Low RO 3 Ω IOUT = 100 mA, VDD = 5V 4
Peak Output Sink Current IPEAK 6 A VDD = 12V 4
Peak Output Source Current IPEAK 6 A VS = 12V 4
Latch-Up Protection Withstand Reverse Current IR 500 mA 4
Rise Time tR 10 20 ns VS = 12V, CL = 1000 pF 5
Fall Time tF 10 20 ns VS = 12V, CL = 1000 pF 5
Delay Time tD1 15 35 ns VS = 12V, CL = 1000 pF 5
Delay Time tD2 13 35 ns VS = 12V, CL = 1000 pF 5
Pulse Width tPW 50 ns VS = 12V, See Timing Diagram 5
Supply Voltage (Operating Ratings) VDD 4.5 12.6 V 3
Supply Voltage VDD 13 V 3
UVLO/Enable Voltage VUVLO/EN 13 V 3
Output Voltage VOUT 13 V 3
ESD Rating 2 kV Pins 1, 2, 3, 5, 6, 7, 8; HBM 1.5 kΩ in series with 100 pF 3
ESD Rating 500 V Pin 4; HBM 1.5 kΩ in series with 100 pF 3
Operating Junction Temperature TJ 125 °C 6
Maximum Junction Temperature 150 °C 6
Storage Temperature Range TDD -65 150 °C 6
Lead Temperature 300 °C Soldering, 10s 6
Enable Hysteresis VEN_HYS 120 mV 4
UVLO Hysteresis 370 mV 4
Thermal Resistance ePAD MSOP-8 θJA 78 °C/W 6

CAD (KiCad official)

  • Symbol: MIC44F19YMME
  • Footprint: Package_SO:MSOP-8-1EP_3x3mm_P0.65mm_EP1.5x1.8mm
  • 3D model: MSOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: mic44f19ymme-etched.step / mic44f19ymme-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mic44f19ymme.step / mic44f19ymme.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (26 pp, sha256 efe1885fdfddcd8d, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF