main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers mic4424ym: viewers · Ray 12d ago
mic4424ym-etched.glb Publish 0.1.0 · Ray 12d ago
mic4424ym-etched.step mic4424ym: factory component page (tier=lcsc) · Ray 12d ago
mic4424ym-hero.glb mic4424ym: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
mic4424ym-hero.overlay.json Publish 0.1.0 · Ray 12d ago
mic4424ym.glb Publish 0.1.0 · Ray 12d ago
mic4424ym.kicad_mod Publish 0.1.0 · Ray 12d ago
mic4424ym.kicad_sym Publish 0.1.0 · Ray 12d ago
mic4424ym.lbr Publish 0.1.0 · Ray 12d ago
mic4424ym.step Publish 0.1.0 · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago

MIC4424YM

Microchip Tech · Gate Drive ICs · SOIC-8

MIC4424YM from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected internally.
2 INA input Control input for driver A (non-inverting on the MIC4424), TTL compatible with VIH 2.4V min and VIL 0.8V max, tolerates swings to -5V, and should be grounded if unused.
3 GND power_in Ground pin, which can survive up to 5V of noise spiking of either polarity.
4 INB input Control input for driver B (non-inverting on the MIC4424), TTL compatible with VIH 2.4V min and VIL 0.8V max, tolerates swings to -5V, and should be grounded if unused.
5 OUTB output Driver B output with 3A peak current, about 3.5 ohm typical output impedance, and latch-up protection to >500mA reverse current.
6 VS power_in Supply input with operating range of +4.5V to +18V (absolute maximum +22V), requiring low-impedance bypass capacitors close to the pin.
7 OUTA output Driver A output with 3A peak current, about 3.5 ohm typical output impedance, and latch-up protection to >500mA reverse current.
8 NC unconnected Not connected internally.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Logic 1 Input Voltage VIH 2.4 V 4.5V ≤ VS ≤ 18V 3
Logic 0 Input Voltage VIL 0.8 V 4.5V ≤ VS ≤ 18V 3
Input Current IIN -1 1 µA 0V ≤ VIN ≤ VS, TA = 25°C 3
Input Current IIN -10 10 µA 0V ≤ VIN ≤ VS, -40°C ≤ TA ≤ +85°C 3
Low Output Voltage VOL 0.025 V 3
Output Resistance HI State RO 2.8 5 Ω IOUT = 10mA, VS = 18V 3
Output Resistance HI State RO 3.7 8 Ω VIN = 0.8V, IOUT = 10mA, VS = 18V 3
Output Resistance LO State RO 3.5 5 Ω IOUT = 10mA, VS = 18V 3
Output Resistance LO State RO 4.3 8 Ω VIN = 2.4V, IOUT = 10mA, VS = 18V 3
Peak Output Current IPK 3 A 3
Latch-Up Protection Withstand Reverse Current I 500 mA printed >500 3
Rise Time tR 23 35 ns test Figure 1, CL = 1800pF, TA = 25°C 3
Rise Time tR 28 60 ns test Figure 1, CL = 1800pF, -40°C ≤ TA ≤ +85°C 3
Fall Time tF 25 35 ns test Figure 1, CL = 1800pF, TA = 25°C 3
Fall Time tF 32 60 ns test Figure 1, CL = 1800pF, -40°C ≤ TA ≤ +85°C 3
Delay Time tD1 33 75 ns test Figure 1, CL = 1800pF, TA = 25°C 3
Delay Time tD1 32 100 ns test Figure 1, CL = 1800pF, -40°C ≤ TA ≤ +85°C 3
Delay Time tD2 38 75 ns test Figure 1, CL = 1800pF, TA = 25°C 3
Delay Time tD2 38 100 ns test Figure 1, CL = 1800pF, -40°C ≤ TA ≤ +85°C 3
Pulse Width tPW 400 ns test Figure 1 3
Power Supply Current IS 1.5 2.5 mA VIN = 3.0V (both inputs), TA = 25°C 3
Power Supply Current IS 2 3.5 mA VIN = 3.0V (both inputs), -40°C ≤ TA ≤ +85°C 3
Power Supply Current IS 0.15 0.25 mA VIN = 0.0V (both inputs), TA = 25°C 3
Power Supply Current IS 0.2 0.3 mA VIN = 0.0V (both inputs), -40°C ≤ TA ≤ +85°C 3
Supply Voltage VS 22 V 3
Input Voltage (lower limit) -5 V printed as VS + 0.3V to GND, 5V 3
Junction Temperature TJ 150 °C 3
Storage Temperature Range -65 150 °C 3
ESD Susceptibility 1000 V Note 3, human body model, 1.5k in series with 100pF 3
Supply Voltage VS 4.5 18 V 3
Operating Temperature Range (B Version) -40 85 °C B Version 3
SOIC Thermal Resistance Junction-Ambient θJA 120 °C/W SOIC 3
SOIC Thermal Resistance Junction-Case θJC 75 °C/W SOIC 3

CAD (KiCad official)

  • Symbol: MIC4424YM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mic4424ym-etched.step / mic4424ym-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mic4424ym.step / mic4424ym.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (13 pp, sha256 7c71a3a03a494f5a, retrieved 2026-10-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF