component
MIC4422YM
Public Made by Adomby adom
Microchip Tech Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMIC4422YM
Microchip Tech · Gate Drive ICs · SOIC-8
MIC4422YM from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VS | power_in | Supply input (4.5V to 18V operating, 20V absolute maximum); duplicate pins 1 and 8 must be externally connected together. |
| 2 | IN | input | Control input accepting logic high from 2.4V to VS, able to swing down to -5V without damage; non-inverting on the MIC4422. |
| 3 | NC | unconnected | Not connected. |
| 4 | GND | power_in | Ground; duplicate pins 4 and 5 must be externally connected together. |
| 5 | GND | power_in | Ground; duplicate pins 4 and 5 must be externally connected together. |
| 6 | OUT | output | Driver output rated for 9A peak and 2A continuous; duplicate pins 6 and 7 must be externally connected together. |
| 7 | OUT | output | Driver output rated for 9A peak and 2A continuous; duplicate pins 6 and 7 must be externally connected together. |
| 8 | VS | power_in | Supply input (4.5V to 18V operating, 20V absolute maximum); duplicate pins 1 and 8 must be externally connected together. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Logic 1 Input Voltage | VIH | 2.4 | 1.3 | V | TA = 25°C | 3 | |
| Logic 0 Input Voltage | VIL | 1.1 | 0.8 | V | TA = 25°C | 3 | |
| Input Voltage Range | VIN | -5 | V | TA = 25°C | 3 | ||
| Input Current | IIN | -10 | 10 | µA | 0 V ≤ VIN ≤ VS | 3 | |
| Output Resistance, Output High | RO | 0.6 | Ω | IOUT = 10 mA, VS = 18 V | 3 | ||
| Output Resistance, Output Low | RO | 0.8 | 1.7 | Ω | IOUT = 10 mA, VS = 18 V | 3 | |
| Peak Output Current | IPK | 9 | A | VS = 18 V (See Figure 6) | 3 | ||
| Continuous Output Current | IDC | 2 | A | 3 | |||
| Latch-Up Protection Withstand Reverse Current | IR | 1500 | mA | Duty Cycle ≤ 2%, t ≤ 300 µs | 3 | ||
| Rise Time | tR | 20 | 75 | ns | Test Figure 1, CL = 10,000 pF | 3 | |
| Fall Time | tF | 24 | 75 | ns | Test Figure 1, CL = 10,000 pF | 3 | |
| Delay Time | tD1 | 15 | 60 | ns | Test Figure 1 | 3 | |
| Delay Time | tD2 | 35 | 60 | ns | Test Figure 1 | 3 | |
| Power Supply Current | IS | 0.4 | 1.5 | mA | VIN = 3 V | 3 | |
| Power Supply Current | IS | 80 | 150 | µA | VIN = 0 V | 3 | |
| Operating Input Voltage | VS | 4.5 | 18 | V | 3 | ||
| Logic 1 Input Voltage (over temperature) | VIH | 2.4 | 1.4 | V | Over operating temperature range | 4 | |
| Logic 0 Input Voltage (over temperature) | VIL | 1 | 0.8 | V | Over operating temperature range | 4 | |
| Input Voltage Range (over temperature) | VIN | -5 | V | Over operating temperature range | 4 | ||
| Input Current (over temperature) | IIN | -10 | 10 | µA | 0V ≤ VIN ≤ VS | 4 | |
| Output Resistance, Output High (over temperature) | RO | 0.8 | 3.6 | Ω | IOUT = 10mA, VS = 18V | 4 | |
| Output Resistance, Output Low (over temperature) | RO | 1.3 | 2.7 | Ω | IOUT = 10mA, VS = 18V | 4 | |
| Rise Time (over temperature) | tR | 23 | 120 | ns | Figure 1, CL = 10,000pF | 4 | |
| Fall Time (over temperature) | tF | 30 | 120 | ns | Figure 1, CL = 10,000pF | 4 | |
| Delay Time (over temperature) | tD1 | 20 | 80 | ns | Figure 1 | 4 | |
| Delay Time (over temperature) | tD2 | 40 | 80 | ns | Figure 1 | 4 | |
| Power Supply Current (over temperature) | IS | 0.6 | 3 | mA | VIN = 3V | 4 | |
| Power Supply Current (over temperature) | IS | 0.1 | 0.2 | mA | VIN = 0V | 4 | |
| Operating Input Voltage (over temperature) | VS | 4.5 | 18 | V | 4 | ||
| Supply Voltage | 20 | V | 3 | ||||
| Input Voltage (lower limit) | -5 | V | GND, 5V (upper limit VS + 0.3V) | 3 | |||
| Input Current | 50 | mA | VIN > VS | 3 | |||
| Storage Temperature | -65 | 150 | °C | 3 | |||
| Lead Temperature | 300 | °C | 10 sec | 3 | |||
| Junction Temperature | 150 | °C | Operating Ratings | 3 | |||
| Ambient Temperature | -40 | 85 | °C | B Version | 3 | ||
| Thermal Resistance Junction to Ambient | θJA | 150 | °C/W | Table 1 conditions: TA = 25°C, CL = 10,000pF | 8 |
CAD (KiCad official)
- Symbol:
MIC4422YM - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mic4422ym-etched.step/mic4422ym-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mic4422ym.step/mic4422ym.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (12 pp, sha256
d040547a522ef137, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).