component
MIC39102YM
Public Made by Adomby adom
Microchip Tech Linear Voltage Regulators (LDO), SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMIC39102YM
Microchip Tech · Linear Voltage Regulators (LDO) · SOIC-8
MIC39102YM from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN | input | Enable input, CMOS-compatible control: logic HIGH enables the regulator, logic LOW or OPEN shuts it down (VEN logic low max 0.8V, logic high min 2.25V). |
| 2 | IN | power_in | Supply input, operating range +2.25V to +16V. |
| 3 | OUT | power_out | Regulator output, delivering 1A minimum guaranteed output current. |
| 4 | ADJ | input | Adjustable feedback input, connected to a resistive voltage-divider network to set the output voltage (1.240V reference). |
| 5 | GND | power_in | Ground; pins 5-8 are joined with the die attach paddle and can be soldered to a ground plane for heat sinking. |
| 6 | GND | power_in | Ground; pins 5-8 are joined with the die attach paddle and can be soldered to a ground plane for heat sinking. |
| 7 | GND | power_in | Ground; pins 5-8 are joined with the die attach paddle and can be soldered to a ground plane for heat sinking. |
| 8 | GND | power_in | Ground; pins 5-8 are joined with the die attach paddle and can be soldered to a ground plane for heat sinking. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (absolute max) | VIN | -20 | 20 | V | 4 | ||
| Enable Voltage (absolute max) | VEN | 20 | V | 4 | |||
| Lead Temperature | 260 | °C | soldering, 5s | 4 | |||
| Storage Temperature | TS | -65 | 150 | °C | 4 | ||
| Supply Voltage (operating) | VIN | 2.25 | 16 | V | 4 | ||
| Enable Voltage (operating) | VEN | 16 | V | 4 | |||
| Junction Temperature | TJ | -40 | 125 | °C | 4 | ||
| Thermal Resistance SOIC-8 junction-to-case | θJC | 20 | °C/W | 4 | |||
| Output Voltage | VOUT | -1 | 1 | % | 10mA | 4 | |
| Output Voltage | VOUT | -2 | 2 | % | 10mA ≤ IOUT ≤ 1A, VOUT +1V ≤ VIN ≤ 8V | 4 | |
| Line Regulation | 0.06 | 0.5 | % | IOUT = 10mA, VOUT + 1V ≤ VIN ≤ 16V | 4 | ||
| Load Regulation | 0.2 | 1 | % | VIN = VOUT + 1V, 10mA ≤ IOUT ≤ 1A | 4 | ||
| Output Voltage Temperature Coefficient | ∆VOUT/∆T | 40 | 100 | ppm/°C | 4 | ||
| Dropout Voltage | VDO | 140 | 250 | mV | IOUT = 100mA, ∆VOUT = −1% | 4 | |
| Dropout Voltage | VDO | 275 | mV | IOUT = 500mA, ∆VOUT = −1% | 4 | ||
| Dropout Voltage | VDO | 300 | 500 | mV | IOUT = 750mA, ∆VOUT = −1% | 4 | |
| Dropout Voltage | VDO | 410 | 630 | mV | IOUT = 1A, ∆VOUT = −1% | 4 | |
| Ground Current | IGND | 400 | µA | IOUT = 100mA, VIN = VOUT + 1V | 4 | ||
| Ground Current | IGND | 4 | mA | IOUT = 500mA, VIN = VOUT + 1V | 4 | ||
| Ground Current | IGND | 6.5 | mA | IOUT = 750mA, VIN = VOUT + 1V | 4 | ||
| Ground Current | IGND | 11 | 20 | mA | IOUT = 1A, VIN = VOUT + 1V | 4 | |
| Current Limit | IOUT(LIM) | 1.8 | 2.5 | A | VOUT = 0V, VIN = VOUT + 1V | 4 | |
| Enable Input Voltage Logic LOW (Off) | VEN | 0.8 | V | Logic LOW (Off) | 5 | ||
| Enable Input Voltage Logic HIGH (On) | VEN | 2.25 | V | Logic HIGH (On) | 5 | ||
| Enable Input Current | IEN | 15 | 30 | µA | VEN = 2.25V | 5 | |
| Enable Input Current | IEN | 4 | µA | VEN = 0.8V | 5 | ||
| Reference Voltage | VREF | 1.228 | 1.24 | 1.252 | V | IOUT = 10mA | 5 |
| Reference Voltage | VREF | 1.203 | 1.277 | V | Note 11 | 5 | |
| Adjust Pin Bias Current | 40 | 120 | nA | 5 | |||
| Reference Voltage Temperature Coefficient | 20 | ppm/°C | 5 | ||||
| Adjust Pin Bias Current Temperature Coefficient | 0.1 | nA/°C | 5 |
CAD (KiCad official)
- Symbol:
MIC39102YM - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mic39102ym-etched.step/mic39102ym-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mic39102ym.step/mic39102ym.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (17 pp, sha256
4d5eccc74d67fdd7, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).