Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MIC39100MP-5.0

HGSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223

MIC39100MP-5.0 from HGSEMI, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Supply input; recommended operating range is +2.25V to +16V (absolute maximum -20V to +20V), with a 1µF or greater input capacitor recommended if far from bulk supply capacitance.
2 GND power_in Ground, connected internally to the TAB.
3 OUT power_out Regulated 5.0V fixed output, 1A minimum guaranteed output current, requiring an output capacitor with ESR below 2Ω for stability.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOT-223
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (VIN) VIN 2.25 16 V 4
Enable voltage (VEN) VEN 2.25 16 V 4
Junction temperature TJ -40 125 ℃ 4
Supply voltage (absolute maximum) VIN -20 20 V 3
Enable voltage (absolute maximum) VEN 20 V 3
Storage temperature TSTG -65 150 ℃ 3
Lead temperature (soldering, 10 sec.) TL 245 ℃ soldering, 10 sec. 3
Output voltage accuracy VOUT -1 1 % 10mA 4
Output voltage accuracy over line and load VOUT -2 2 % 10mA ≤ IOUT ≤ 1A, VOUT+1V ≤ VIN ≤ 8V 4
Line regulation LNR 0.06 0.5 % IOUT = 10mA, VOUT+1V ≤ VIN ≤ 16V 4
Load regulation LDR 0.2 1 % VIN = VOUT+1V, 10mA ≤ IOUT ≤ 1A 4
Output voltage temperature coefficient ∆VOUT/∆T 40 100 ppm/℃ 4
Dropout voltage VDO 150 250 mV IOUT = 100mA, VOUT = -1% 4
Dropout voltage VDO 330 500 mV IOUT=750mA, VOUT = -1% 4
Dropout voltage VDO 410 630 mV IOUT = 1A, VOUT = -1% 4
Ground current IGND 12 20 mA IOUT = 1A, VIN = VOUT+1V 4
Current limit IOUT (lim) 1.8 2.5 µA VOUT = 0V, VIN = VOUT+1V 4
Enable input current IEN 1 75 µA VEN=2.25V 4
Enable input current IEN 2 4 µA VEN=0.8V 4
Enable input voltage, logic low (off) VEN 0.8 V Logic Low (off) 4
Enable input voltage, logic high (on) VEN 2.25 V Logic High (on) 4
Output leakage current IFLG (leak) 0.01 2 µA VOH = 16V 4
Flag output low voltage VFLG (do) 240 400 mV VIN = 0.9 x VOUT (Nominal), IOL= 250µA 4
Dropout voltage VDO 275 mV IOUT = 500mA, VOUT = -1% 4
Ground current IGND 700 µA IOUT = 100mA, VIN = VOUT+1V 4
Ground current IGND 4 mA IOUT = 500mA, VIN = VOUT+1V 4
Ground current IGND 7 mA IOUT = 750mA, VIN = VOUT+1V 4
Turn-on time tON 1.3 5 ms 4
Low voltage threshold of flag VFLG 93 % 4
High voltage threshold of flag VFLG 99.2 % 4
Flag hysteresis VFLG 1 4
Package thermal resistance, junction-to-case θJC 15 ℃/W SOT-223 4

CAD (KiCad official)

  • Symbol: MIC39100MP-5.0
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223 (KiCad packages3D, STEP)
  • 3D model files: mic39100mp-5-0-etched.step / mic39100mp-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mic39100mp-5-0.step / mic39100mp-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (12 pp, sha256 384e64a81b0a355d, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF