Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ME3148ASPG

MICRONE · DC-DC Converters · ESOP-8

ME3148ASPG from MICRONE, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected. Leave floating or tie to a non-signal net per PCB layout preference.
2 SW output Power switch output pin. Connects to the external inductor/Schottky diode of the buck converter. Datasheet notes that large current at the SW node should be drawn from the exposed thermal pad rather than pin 2, so pin 2 should not carry large current.
3 GND power_in Ground pin. Reference for the internal control circuitry and return for input decoupling.
4 FB input Feedback input for the constant-voltage loop. Regulated to the internal 1.25V reference (typ; 1.232-1.268V). External resistor divider from Vout sets Vout = 1.25V × (1 + R2/R1). Absolute max FB voltage: -0.3V to 45V.
5 CS input Output current-sense input for the constant-current loop. Regulates the voltage across the external sense resistor to 115 mV typical (109.5-120.5 mV), giving ILED = 0.12V / Rcs. Tie CS to GND when only the constant-voltage loop is used.
6 NC unconnected Not connected. Leave floating.
7 VC passive Internal voltage-regulator bypass. Connect a 1 µF capacitor between VC (pin 7) and VIN (pin 8). For the constant-current loop, use a 1-4 nF CC capacitor between pins 7 and 8 to ensure loop stability.
8 VIN power_in Supply input, 8V-36V operating range (absolute max 45V). UVLO ~5V, OVP 37-45V (typ 42V). Bypass with a low-ESR input capacitor (e.g., 100 µF / 50V) close to the pin.
9 SW (Thermal PAD) output Exposed thermal pad on the package underside. Electrically tied to the SW node and intended to carry the high SW current (per datasheet, large current should be drawn from the thermal pad rather than pin 2). Also provides the main thermal path to the PCB copper pour.

Key specifications

Parameter Value
Manufacturer MICRONE
Package ESOP-8
Category PMIC
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • ME3148ASPG

CAD (KiCad official)

  • Symbol: ME3148ASPG
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)
  • 3D model files: me3148aspg-etched.step / me3148aspg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); me3148aspg.step / me3148aspg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MICRONE datasheet (10 pp, sha256 2cd9b651fbcd23bf, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF