Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MD7218D40UA2

Shanghai Mingda Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-252-2L

MD7218D40UA2 from Shanghai Mingda Microelectronics, in a TO-252-2L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage pin, rated -0.3 to 15 V absolute maximum (2.2 V minimum operating input per electrical table); place the input capacitor (2.2uF typical) close to it.
2 VOUT power_out Regulated output (e.g. 4.0 V for MD7218D40) delivering up to 1 A with a 2.2uF typical output capacitor, and must not exceed VIN+0.3 V.
3 GND power_in Ground pin of the regulator.

Key specifications

Parameter Value
Manufacturer Shanghai Mingda Microelectronics
Package TO-252-2L
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage VOUT(S) 0.98 1 1.02 xVOUT(S) VIN=VOUT(S)+2V, IOUT=1mA 4
Dropout Voltage VDROP 4 8 mV IOUT=1mA 4
Dropout Voltage VDROP 650 900 mV IOUT=1A 4
Line Regulation 0.01 0.02 %/V VOUT(S)+2V≤VIN≤15V, IOUT=1mA 4
Temperature Stability -50 50 ppm/℃ VIN=VOUT(S)+2V, IOUT=1mA, -40℃≤Ta≤125℃ 4
GND Current IGND 1 1.6 2 µA no load, VOUT(S)≤5.0V 4
Input Voltage VIN 2.2 18 V 4
Input Voltage (absolute maximum) VIN -0.3 15 V Ta=25℃ 3
Operating Ambient Temperature Topr -40 85 ℃ 3
Storage Temperature Tstg -40 125 ℃ 3
Power Dissipation PD 1800 mW TO252-2L 3
ESD Protection ESD HBM 4000 V HBM 3
Thermal Resistance RθJB 55 ℃/W TO252-2L, JEDEC 4-layer (2s2p) PCB 3
Load Regulation ΔVOUT2 80 mV VIN=VOUT(S)+2V, 1mA≤IOUT≤1A, VOUT(S)≤5.0V 4
GND Current IGND 420 µA IOUT=100mA 4
Maximum Output Current IOUTMAX 1 A 4
Current Limit ILIM 1.5 A VIN=VOUT(S)+2V, VOUT=0.95×VOUT(S) 4
Power Supply Rejection Ratio PSRR 71 dB f=10Hz, IOUT=10mA 4
Power Supply Rejection Ratio PSRR 70 dB f=100Hz, IOUT=10mA 4
Power Supply Rejection Ratio PSRR 51 dB f=1kHz, IOUT=10mA 4
Short Circuit Current ISHORT 30 mA VIN=VOUT(S)+2.0V, VOUT=0V 4
Over Temperature Protection OTP 150 ℃ IOUT=1mA 4

CAD (KiCad official)

  • Symbol: MD7218D40UA2
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: TO-252-2L (KiCad packages3D, STEP)
  • 3D model files: md7218d40ua2-etched.step / md7218d40ua2-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); md7218d40ua2.step / md7218d40ua2.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shanghai Mingda Microelectronics datasheet (15 pp, sha256 a1ab1acfaf9f63a7, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF