component

MCP73123-22SI

Public Made by Adom

by adom

Microchip Tech Battery Management ICs, DFN-10-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icsmcp73123-22sifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers mcp73123-22si: viewers · Ray 8h ago
mcp73123-22si-etched.glb Publish 0.1.0 · Ray 8h ago
mcp73123-22si-etched.step mcp73123-22si: factory component page (tier=mfr) · Ray 8h ago
mcp73123-22si-hero.glb mcp73123-22si: hero GLB from the etched model (keeps the MPN mark) · Ray 8h ago
mcp73123-22si-hero.overlay.json Publish 0.1.0 · Ray 8h ago
mcp73123-22si.glb Publish 0.1.0 · Ray 8h ago
mcp73123-22si.kicad_mod Publish 0.1.0 · Ray 8h ago
mcp73123-22si.kicad_sym Publish 0.1.0 · Ray 8h ago
mcp73123-22si.lbr Publish 0.1.0 · Ray 8h ago
mcp73123-22si.step Publish 0.1.0 · Ray 8h ago
package.json Publish 0.1.0 · Ray 8h ago
page.json Set visibility: public · Ray 8h ago
README.md Publish 0.1.0 · Ray 8h ago

MCP73123-22SI

Microchip Tech · Battery Management ICs · DFN-10-EP(3x3)

MCP73123-22SI from Microchip Tech, in a DFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Battery management input supply; for MCP73123 the recommended range is [VREG (typ) + 0.3V] to 6.0V, with at least 1 µF bypass to VSS and an absolute maximum of 18V.
2 VDD power_in Battery management input supply; for MCP73123 the recommended range is [VREG (typ) + 0.3V] to 6.0V, with at least 1 µF bypass to VSS and an absolute maximum of 18V.
3 VBAT power_out Battery charge control output, connected to the positive battery terminal, with at least 1 µF bypass to VSS; MCP73123 regulates it to 3.6V.
4 VBAT power_out Battery charge control output, connected to the positive battery terminal, with at least 1 µF bypass to VSS; MCP73123 regulates it to 3.6V.
5 NC unconnected No internal connection; leave unconnected.
6 NC unconnected No internal connection; leave unconnected.
7 STAT output Open-drain charge status output for driving an LED or a host MCU pull-up, with sink current of 20 mA to 35 mA and VOL of 0.5V max at 4 mA.
8 VSS power_in Battery management 0V reference, connected to the battery negative terminal and the input supply ground.
9 VSS power_in Battery management 0V reference, connected to the battery negative terminal and the input supply ground.
10 PROG bidirectional Sets the fast-charge current through a resistor to VSS (1 kΩ to 21 kΩ range), and an applied impedance of about 200 kΩ disables charging.
11 EP passive Exposed thermal pad that should be connected to a copper area on the PCB, with vias added to improve heat dissipation.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package DFN-10-EP(3x3)
Category Power Management ICs
Pins 11

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage range VDD 4 16 V 5
Operating voltage (MCP73123) VDD 4.2 6.5 V MCP73123 5
Supply current shutdown ISS 4 5.5 µA 关断 (VDD VBAT - 150 mV) 5
Supply current charging ISS 700 1500 µA 充电 5
Supply current standby ISS 30 100 µA 待机 (PROG 悬空) 5
Supply current charge complete, no battery ISS 50 150 µA 充电完成；无电池； VDD < VSTOP 5
Output reverse leakage current standby IDISCHARGE 0.5 2 µA 待机 (PROG 悬空) 5
Output reverse leakage current shutdown IDISCHARGE 0.5 2 µA 关断 (VDD VBAT 或 VDD VSTOP) 5
Output reverse leakage current charge complete IDISCHARGE 6 17 µA 充电完成； VDD 为当前值 5
UVLO start threshold VSTART 4.1 4.15 4.25 V 5
UVLO stop threshold VSTOP 4 4.05 4.15 V 5
OVP start threshold (MCP73123) VOVP 6.4 6.5 6.6 V MCP73123 5
Regulated output voltage (MCP73123) VREG 3.582 3.6 3.618 V TA= -5°C 至 +55°C， IOUT = 50 mA 5
Output voltage tolerance VRTOL -0.5 0.5 % TA= -5°C 至 +55°C 5
Line regulation (MCP73123) VBAT/VBAT)/VDD 0.05 0.2 %/V VDD = [VREG （典型值） +1V] 至 6V; IOUT = 50 mA 5
Load regulation VBAT/VBAT 0.05 0.2 % IOUT = 50 mA - 150 mA; VDD = [VREG （典型值） +1V] 5
Fast charge current regulation IREG 130 1100 mA TA=-5°C 至 +55°C 5
Fast charge current regulation, PROG = 10 k IREG 117 130 143 mA PROG = 10 k 5
Fast charge current regulation, PROG = 1.1 k IREG 900 1000 1100 mA PROG = 1.1 k 5
Precharge current ratio IPREG/IREG 10 % PROG = 1 k 至 10 k TA=-5°C 至 +55°C 6
Precharge voltage threshold ratio (MCP73123) VPTH 1.9 2 2.1 V MCP73123， VBAT 由低到高 6
Charge termination current ratio (10% option) ITERM/IREG 7.5 10 12.5 % 6
Recharge voltage threshold ratio VRTH/VREG 93 95 97 % VBAT 由高到低 6
STAT sink current ISINK 20 35 mA 6
STAT low output voltage VOL 0.2 0.5 V ISINK = 4 mA 6
Input leakage current STAT ILK 0.001 1 A 高阻抗，引脚上的 VDD 6
Charge programming resistor range RPROG 1 21 kΩ 6
PROG voltage range VPROG 0 5 V 6
Charge time timer period, 6 h option tELAPSED 5.4 6 6.6 hours 7
Precharge timer period tPRECHG 0.4 0.5 0.6 hours 7
Specified temperature range TA -40 85 °C 7
Operating junction temperature range TJ -40 125 °C 7
Storage temperature range TA -65 150 °C 7
Status output turn-off time tOFF 500 µs ISINK = 1 mA 至 0 mA 7
Status output turn-on time tON 500 µs ISINK = 0 mA 至 1 mA 7
VPROG absolute maximum VPROG 6 V 5
ESD human body model 4 kV 人体模型 (1.5 k 电阻与 100 pF 电容串联) 5
UVLO hysteresis VHYS 100 mV 5
OVP hysteresis VOVPHYS 150 mV 5
Power supply ripple rejection, 10 Hz to 1 kHz PSRR -46 dB IOUT = 20 mA， 10 Hz 至 1 kHz 6
Power supply ripple rejection, 10 Hz to 10 kHz PSRR -30 dB IOUT = 20 mA， 10 Hz 至 10 kHz 6
Battery short-circuit protection threshold (MCP73123) VSHORT 1.45 V MCP73123 6
Battery short-circuit protection hysteresis VBSPHYS 150 mV 6
Battery short-circuit protection regulation current ISHORT 25 mA 6
Precharge current ratio, no precharge IPREG/IREG 100 % 无预充电 6
Precharge hysteresis VPHYS 100 mV VBAT 由高到低 (注 1) 6
MOSFET on-resistance RDSON 350 mΩ VDD = 4.5V， TJ = 105°C （注 1） 6
PROG resistance when disabled RPROG 200 kΩ 关断阻抗 6
Charge time timer disabled tELAPSED 0 hours 禁用定时器 7
Precharge timer disabled tPRECHG 0 hours 禁用定时器 7
Junction over-temperature shutdown TSD 150 °C 6
Junction temperature hysteresis TSDHYS 10 °C 6
Thermal resistance junction to ambient, 10-pin DFN 3x3 θJA 43 °C/W 4 层 JC51-7 标准电路板，自然对流 7

CAD (KiCad official)

  • Symbol: MCP73123-22SI
  • Footprint: Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • 3D model: DFN-10-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: mcp73123-22si-etched.step / mcp73123-22si-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp73123-22si.step / mcp73123-22si.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (34 pp, sha256 1d12d2cfd2da7433, retrieved 2026-10-27, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF