component
MCP6S26-I
Public Made by Adomby adom
Microchip Tech Programmable/Variable Gain Amplifiers (PGAs/VGAs), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
MCP6S26-I
Microchip Tech · Programmable/Variable Gain Amplifiers (PGAs/VGAs) · SOIC-14
MCP6S26-I from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | output | Low-impedance analog output whose value is set by the selected gain, the selected input and the voltage at VREF. |
| 2 | CH0 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 3 | CH1 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 4 | CH2 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 5 | CH3 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 6 | CH4 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 7 | CH5 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 8 | VREF | power_in | External reference pin that should be held between VSS and VDD; its voltage shifts the output voltage. |
| 9 | VSS | power_in | Negative power supply; connected to ground in typical single-supply configuration. |
| 10 | CS | input | SPI chip select input; a Schmitt-triggered CMOS logic input. |
| 11 | SI | input | SPI serial data input; a Schmitt-triggered CMOS logic input. |
| 12 | SO | output | SPI serial data output; a CMOS push-pull output that never goes High-Z and is forced low once the device is deselected. |
| 13 | SCK | input | SPI clock input; a Schmitt-triggered CMOS logic input. |
| 14 | VDD | power_in | Positive power supply, 2.5V to 5.5V above VSS; requires a 0.1 µF local bypass capacitor at the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-14 |
| Category | Operational Amplifier/Comparator |
| Pins | 14 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | 8-Lead Plastic Small Outline (SN), Narrow, 150 mil (SOIC) Foot Angle 048048 | 32 |
CAD (KiCad official)
- Symbol:
MCP6S26-I - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
mcp6s26-i-etched.step/mcp6s26-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6s26-i.step/mcp6s26-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (42 pp, sha256
012e5e55acf350c4, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# MCP6S26-I
**Microchip Tech** · Programmable/Variable Gain Amplifiers (PGAs/VGAs) · SOIC-14
MCP6S26-I from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | output | Low-impedance analog output whose value is set by the selected gain, the selected input and the voltage at VREF. |
| 2 | CH0 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 3 | CH1 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 4 | CH2 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 5 | CH3 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 6 | CH4 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 7 | CH5 | input | High-impedance CMOS analog input with low bias current; the internal MUX selects which input is amplified to the output. |
| 8 | VREF | power_in | External reference pin that should be held between VSS and VDD; its voltage shifts the output voltage. |
| 9 | VSS | power_in | Negative power supply; connected to ground in typical single-supply configuration. |
| 10 | CS | input | SPI chip select input; a Schmitt-triggered CMOS logic input. |
| 11 | SI | input | SPI serial data input; a Schmitt-triggered CMOS logic input. |
| 12 | SO | output | SPI serial data output; a CMOS push-pull output that never goes High-Z and is forced low once the device is deselected. |
| 13 | SCK | input | SPI clock input; a Schmitt-triggered CMOS logic input. |
| 14 | VDD | power_in | Positive power supply, 2.5V to 5.5V above VSS; requires a 0.1 µF local bypass capacitor at the pin. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-14 |
| Category | Operational Amplifier/Comparator |
| Pins | 14 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | 8-Lead Plastic Small Outline (SN), Narrow, 150 mil (SOIC) Foot Angle 048048 | 32 |
## CAD (KiCad official)
- Symbol: `MCP6S26-I`
- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`
- 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files: `mcp6s26-i-etched.step` / `mcp6s26-i-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `mcp6s26-i.step` / `mcp6s26-i.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/mcp6s26-i-datasheet.pdf) (42 pp, sha256 `012e5e55acf350c4`, retrieved 2026-11-02, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/mcp6s26-i-datasheet.pdf)