MCP6N11-010E

{
  "slug": "mcp6n11-010e",
  "version": "0.1.0",
  "type": "component",
  "description": "Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "operational amplifier-comparator",
    "mcp6n11-010e",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "mcp6n11-010e.kicad_sym",
    "mcp6n11-010e.kicad_mod",
    "mcp6n11-010e.glb",
    "mcp6n11-010e.step",
    "mcp6n11-010e.lbr",
    "docs/hero.png",
    "docs/mcp6n11-010e-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "mcp6n11-010e-hero.glb",
    "mcp6n11-010e-hero.overlay.json",
    "mcp6n11-010e-etched.glb"
  ],
  "component": {
    "mpn": "MCP6N11-010E",
    "manufacturer": "Microchip Tech",
    "package": "SOIC-8",
    "pin_count": 8,
    "category": "Operational Amplifier/Comparator",
    "subcategory": "Operational Amplifier",
    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/4e5dd8a5c80a4b418e776d25a45dea1e.pdf",
    "parts": {
      "symbol": "mcp6n11-010e.kicad_sym",
      "footprint": "mcp6n11-010e.kicad_mod",
      "model_3d": "mcp6n11-010e-hero.glb",
      "model_3d_plain": "mcp6n11-010e-etched.glb",
      "model_3d_step": "mcp6n11-010e-etched.step",
      "model_3d_step_plain": "mcp6n11-010e.step",
      "lbr": "mcp6n11-010e.lbr"
    },
    "distributor_links": {
      "lcsc": "C636377"
    },
    "distributor_check": {
      "checked_at": "2026-10-27T00:46:11Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "no match"
      },
      "mouser": {
        "pn": null,
        "status": "no match"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VFG",
        "type": "input",
        "description": "Analog feedback input, the inverting input of the second stage, a high-impedance CMOS input with low bias current to which RF and RG connect."
      },
      {
        "number": "2",
        "name": "VIM",
        "type": "input",
        "description": "Inverting analog input, a high-impedance CMOS input with low bias currents."
      },
      {
        "number": "3",
        "name": "VIP",
        "type": "input",
        "description": "Non-inverting analog input, a high-impedance CMOS input with low bias currents."
      },
      {
        "number": "4",
        "name": "VSS",
        "type": "power_in",
        "description": "Negative power supply, connected to ground in single-supply operation; VDD must be 1.8V to 5.5V above VSS and other pins must stay between VSS and VDD."
      },
      {
        "number": "5",
        "name": "VREF",
        "type": "power_in",
        "description": "Analog reference input, the non-inverting input of the second stage that shifts VOUT to its desired range, a high-impedance CMOS input with low bias current."
      },
      {
        "number": "6",
        "name": "VOUT",
        "type": "output",
        "description": "Low-impedance analog output representing VDM (VIP minus VIM) with gain GDM and shifted by VREF, with RF connected to this pin."
      },
      {
        "number": "7",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive power supply, 1.8V to 5.5V above VSS, which requires bypass capacitors."
      },
      {
        "number": "8",
        "name": "EN/CAL",
        "type": "input",
        "description": "Schmitt-triggered CMOS enable and VOS calibration input; driving it low places the part in low power mode with output high-Z, and driving it high runs offset calibration before the output reconnects to VOUT."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The SOIC pinout is taken from the Table 3-1 SOIC column on page 25. The ordering example for the SOI"
        ],
        "pages_sent": 8,
        "cost_usd": 0.0099,
        "at": "2026-10-27T00:45:33"
      },
      "datasheet": {
        "url": "https://datasheet.lcsc.com/datasheet/pdf/4e5dd8a5c80a4b418e776d25a45dea1e.pdf",
        "pages": 50,
        "sha256": "b08e0d74003c4ec2",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "mcp6n11-010e.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "mcp6n11-010e-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "5ba438b1ab210c8c05d828522b7287453133fdcf847c793c500eedff24a71b6b",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}