component
MCP6C04T-020E
Public Made by Adomby adom
Microchip Tech Precision OpAmps, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
MCP6C04T-020E
Microchip Tech · Precision OpAmps · SOT-23-6
MCP6C04T-020E from Microchip Tech, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | output | The analog output is a low-impedance voltage source. |
| 2 | VSS | power_in | Negative power supply; VDD is normally between VSS + 2.0V and VSS + 5.5V, and VDD minus VSS triggers the LV POR. |
| 3 | VIP | input | Noninverting high-impedance CMOS input and high-voltage power supply, normally between VSS + 3V and VSS + 52V, with VIP minus VSS triggering the HV POR. |
| 4 | VIM | input | Inverting high-impedance CMOS input with low input bias current, designed to operate near the VIP voltage. |
| 5 | VREF | power_in | High-impedance CMOS analog output reference input, set to a DC voltage that shifts VOUT. |
| 6 | VDD | power_in | Positive low-side power supply, normally between VSS + 2.0V and VSS + 5.5V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOT-23-6 |
| Category | Operational Amplifier/Comparator |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (specified) | VDD | 2 | 5.5 | V | Specified range | 5 | |
| Supply voltage (operating, LV POR on) | VDD | 1.7 | 5.5 | V | Operating range | 5 | |
| Supply voltage absolute | VDD | -0.3 | 5.5 | V | VDD - VSS | 5 | |
| Common-mode input voltage (specified) | VIP | 3 | 52 | V | Specified range, HV POR on | 5 | |
| Common-mode input voltage (operating) | VIP | 2.8 | 54 | V | Operating range | 5 | |
| Analog input voltage absolute | VIP | -0.3 | 56 | V | Analog inputs VIP and VIM | 5 | |
| Reference voltage range (specified min) | VREF | 0 | V | Specified max is VDD-1.3 V (expression) | 5 | ||
| Input pins current absolute | -2 | 2 | mA | Current at input pins | 5 | ||
| Input difference voltage absolute | VDM | -1.2 | 1.2 | V | Input difference voltage (VDM) | 5 | |
| Current at output and supply pins | -30 | 30 | mA | Current at output and supply pins | 5 | ||
| Storage temperature absolute | -65 | 150 | °C | Absolute maximum rating | 5 | ||
| Maximum junction temperature | TJ | 150 | °C | Absolute maximum junction temperature | 5 | ||
| Specified ambient temperature range | TA | -40 | 125 | °C | Specified temperature range | 12 | |
| Operating temperature range | TA | -40 | 150 | °C | Note 1: TJ must not exceed 150°C | 12 | |
| Storage temperature range | -60 | 150 | °C | No power | 12 | ||
| Input offset voltage | VOS | -30 | 3.8 | 30 | μV | VIP = VIM | 7 |
| VOS drift, linear temp. co. | TC1 | -180 | 13 | 180 | nV/°C | TA = -40°C to +125°C | 7 |
| Power supply rejection ratio | PSRR | 102 | 123 | dB | VDD = 2.0V to 5.5V | 7 | |
| VIP input bias current | IBP | 100 | 175 | 240 | μA | VDD = 2.0V to 5.5V | 7 |
| Common-mode input voltage range low (VIPL) | VIPL | 2.4 | 3 | V | VIP rising | 8 | |
| Common-mode input voltage range low hysteresis threshold (VIPLD) | VIPLD | 2.15 | 2.8 | V | VIP falling | 8 | |
| Common-mode input voltage range high (VIPH) | VIPH | 52 | V | 8 | |||
| Common-mode rejection ratio | CMRR | 125 | 145 | dB | VDD = 2.0V to 5.5V, VIP = 3V to 52V | 8 | |
| Quiescent current at VDD | IDD | 250 | 500 | 840 | μA | 9 | |
| Low supply voltage | VDD | 2 | 5.5 | V | All | 9 | |
| POR trip voltage low-side turn-off | VPLL | 1.05 | 1.35 | V | LV POR turns off (VDD falling), VL = 0V, VIP = 3V, VREF = 0V | 10 | |
| POR trip voltage low-side turn-on | VPLH | 1.45 | 1.7 | V | LV POR turns on (VDD rising), VL = 0V, VIP = 3V, VREF = 0V | 10 | |
| POR trip voltage high-side turn-off | VPHL | 1.7 | 1.95 | V | HV POR turns off (VIP falling), RL = open, VDD = 5.5V | 10 | |
| POR trip voltage high-side turn-on | VPHH | 2.05 | 2.6 | V | HV POR turns on (VIP rising), RL = open, VDD = 5.5V | 10 | |
| Minimum output voltage swing | VOL | 20 | 60 | mV | VDD = 5.5V, VREF = 0V, VDM = -0.5V/GDM, RL = 1 kΩ | 9 | |
| Maximum output voltage swing (VDD - VOH) | VDD-VOH | 40 | 130 | mV | VDD = 5.5V, VREF = 4.2V, VDM = 1.8V/GDM, RL = 1 kΩ | 9 | |
| Quiescent current at VSS | ISS | -675 | μA | IO = 0A | 9 | ||
| Gain resistance | RF+RG | 160 | kΩ | Gain 20 | 8 | ||
| Differential gain | GDM | 20 | V/V | MCP6C04-020 | 8 | ||
| Differential gain error | gE | 0.2 | % | VDD = 5.5V, VREF = 4.2V, GDMVDM = -3V to 1.2V | 8 | ||
| VREF input capacitance | CREF | 11 | pF | 8 | |||
| Capacitance at VIP | CVIP | 40 | pF | 7 | |||
| Capacitance at VIM | CVIM | 11 | pF | 7 | |||
| Capacitance across VDM | CVDM | 12 | pF | 7 | |||
| Common-mode nonlinearity | INLCM | 0.006 | ppm | VDD = 5.5V, VIP = 3V to 52V | 8 | ||
| Differential gain drift | ΔgE/ΔTA | 10 | ppm/°C | VDD = 2.0V, VREF = 0.5V, GDMVDM = -0.4V to 1.4V | 9 | ||
| Differential nonlinearity | INLDM | 50 | ppm | VDD = 2.0V, VREF = 0.5V, GDMVDM = -0.4V to 1.4V | 9 | ||
| Offset voltage aging | ΔVOS | 0.35 | μV | 108 hr at +150°C, changes measured at +25°C | 7 | ||
| TC1 aging | ΔTC1 | 4 | nV/°C | 7 | |||
| VOS drift, quadratic temp. co. | TC2 | 60 | pV/°C2 | 7 | |||
| Bandwidth | BW | 500 | kHz | GDMVDM = 0.1Vp-p | 10 | ||
| Gain peaking | GPK | 0 | dB | All | 10 | ||
| VDM step overshoot | OSDM | 4 | % | GDMVDM step = 0.1V, tr_in = 0.2 μs | 10 | ||
| Overdrive recovery, input differential mode | tIRDL | 3 | μs | VDD = 5.5V, VREF = 4V, GDMVDM = -3.5V to -1.25V step, 90% of VOUT change | 10 | ||
| Overdrive recovery, output | tORL | 1.5 | μs | VDD = 2.0V, VREF = 0V, GDMVDM = -0.5V to +1V step, 90% of VOUT change | 11 | ||
| Input noise voltage 0.01 Hz to 1 Hz | Eni | 0.48 | μVp-p | f = 0.01 Hz to 1 Hz | 11 | ||
| Input noise voltage 0.1 Hz to 10 Hz | Eni | 1.54 | μVp-p | f = 0.1 Hz to 10 Hz | 11 | ||
| Input noise voltage density | eni | 74 | nV/√Hz | f < 500 Hz | 11 | ||
| Input current noise density at VIP | inip | 10 | pA/√Hz | f = 1 kHz | 11 | ||
| EMI rejection ratio at 2.4 GHz | EMIRR | 118 | dB | VIN = 0.1VPK, f = 2400 MHz | 11 | ||
| Power on time (VDD rising, VOUT settles) | tPON | 65 | μs | VDD = 0V to 2.0V, VL = 0V, 90% of VOUT change | 11 | ||
| Power on time (VDD rising, VOUT settles) | tPON | 140 | μs | VDD = 0V to 5.5V, VL = 0V, 90% of VOUT change | 11 | ||
| Junction-to-ambient thermal resistance, 6L-SOT-23 | θJA | 191 | °C/W | 12 |
CAD (KiCad official)
- Symbol:
MCP6C04T-020E - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
mcp6c04t-020e-etched.step/mcp6c04t-020e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6c04t-020e.step/mcp6c04t-020e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (54 pp, sha256
2d21c87ff80f73a6, retrieved 2026-10-28, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# MCP6C04T-020E
**Microchip Tech** · Precision OpAmps · SOT-23-6
MCP6C04T-020E from Microchip Tech, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | output | The analog output is a low-impedance voltage source. |
| 2 | VSS | power_in | Negative power supply; VDD is normally between VSS + 2.0V and VSS + 5.5V, and VDD minus VSS triggers the LV POR. |
| 3 | VIP | input | Noninverting high-impedance CMOS input and high-voltage power supply, normally between VSS + 3V and VSS + 52V, with VIP minus VSS triggering the HV POR. |
| 4 | VIM | input | Inverting high-impedance CMOS input with low input bias current, designed to operate near the VIP voltage. |
| 5 | VREF | power_in | High-impedance CMOS analog output reference input, set to a DC voltage that shifts VOUT. |
| 6 | VDD | power_in | Positive low-side power supply, normally between VSS + 2.0V and VSS + 5.5V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOT-23-6 |
| Category | Operational Amplifier/Comparator |
| Pins | 6 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (specified) | VDD | 2 | | 5.5 | V | Specified range | 5 |
| Supply voltage (operating, LV POR on) | VDD | 1.7 | | 5.5 | V | Operating range | 5 |
| Supply voltage absolute | VDD | -0.3 | | 5.5 | V | VDD - VSS | 5 |
| Common-mode input voltage (specified) | VIP | 3 | | 52 | V | Specified range, HV POR on | 5 |
| Common-mode input voltage (operating) | VIP | 2.8 | | 54 | V | Operating range | 5 |
| Analog input voltage absolute | VIP | -0.3 | | 56 | V | Analog inputs VIP and VIM | 5 |
| Reference voltage range (specified min) | VREF | 0 | | | V | Specified max is VDD-1.3 V (expression) | 5 |
| Input pins current absolute | | -2 | | 2 | mA | Current at input pins | 5 |
| Input difference voltage absolute | VDM | -1.2 | | 1.2 | V | Input difference voltage (VDM) | 5 |
| Current at output and supply pins | | -30 | | 30 | mA | Current at output and supply pins | 5 |
| Storage temperature absolute | | -65 | | 150 | °C | Absolute maximum rating | 5 |
| Maximum junction temperature | TJ | | | 150 | °C | Absolute maximum junction temperature | 5 |
| Specified ambient temperature range | TA | -40 | | 125 | °C | Specified temperature range | 12 |
| Operating temperature range | TA | -40 | | 150 | °C | Note 1: TJ must not exceed 150°C | 12 |
| Storage temperature range | | -60 | | 150 | °C | No power | 12 |
| Input offset voltage | VOS | -30 | 3.8 | 30 | μV | VIP = VIM | 7 |
| VOS drift, linear temp. co. | TC1 | -180 | 13 | 180 | nV/°C | TA = -40°C to +125°C | 7 |
| Power supply rejection ratio | PSRR | 102 | 123 | | dB | VDD = 2.0V to 5.5V | 7 |
| VIP input bias current | IBP | 100 | 175 | 240 | μA | VDD = 2.0V to 5.5V | 7 |
| Common-mode input voltage range low (VIPL) | VIPL | | 2.4 | 3 | V | VIP rising | 8 |
| Common-mode input voltage range low hysteresis threshold (VIPLD) | VIPLD | 2.15 | | 2.8 | V | VIP falling | 8 |
| Common-mode input voltage range high (VIPH) | VIPH | 52 | | | V | | 8 |
| Common-mode rejection ratio | CMRR | 125 | 145 | | dB | VDD = 2.0V to 5.5V, VIP = 3V to 52V | 8 |
| Quiescent current at VDD | IDD | 250 | 500 | 840 | μA | | 9 |
| Low supply voltage | VDD | 2 | | 5.5 | V | All | 9 |
| POR trip voltage low-side turn-off | VPLL | 1.05 | 1.35 | | V | LV POR turns off (VDD falling), VL = 0V, VIP = 3V, VREF = 0V | 10 |
| POR trip voltage low-side turn-on | VPLH | | 1.45 | 1.7 | V | LV POR turns on (VDD rising), VL = 0V, VIP = 3V, VREF = 0V | 10 |
| POR trip voltage high-side turn-off | VPHL | 1.7 | 1.95 | | V | HV POR turns off (VIP falling), RL = open, VDD = 5.5V | 10 |
| POR trip voltage high-side turn-on | VPHH | | 2.05 | 2.6 | V | HV POR turns on (VIP rising), RL = open, VDD = 5.5V | 10 |
| Minimum output voltage swing | VOL | | 20 | 60 | mV | VDD = 5.5V, VREF = 0V, VDM = -0.5V/GDM, RL = 1 kΩ | 9 |
| Maximum output voltage swing (VDD - VOH) | VDD-VOH | | 40 | 130 | mV | VDD = 5.5V, VREF = 4.2V, VDM = 1.8V/GDM, RL = 1 kΩ | 9 |
| Quiescent current at VSS | ISS | | -675 | | μA | IO = 0A | 9 |
| Gain resistance | RF+RG | | 160 | | kΩ | Gain 20 | 8 |
| Differential gain | GDM | | 20 | | V/V | MCP6C04-020 | 8 |
| Differential gain error | gE | | 0.2 | | % | VDD = 5.5V, VREF = 4.2V, GDMVDM = -3V to 1.2V | 8 |
| VREF input capacitance | CREF | | 11 | | pF | | 8 |
| Capacitance at VIP | CVIP | | 40 | | pF | | 7 |
| Capacitance at VIM | CVIM | | 11 | | pF | | 7 |
| Capacitance across VDM | CVDM | | 12 | | pF | | 7 |
| Common-mode nonlinearity | INLCM | | 0.006 | | ppm | VDD = 5.5V, VIP = 3V to 52V | 8 |
| Differential gain drift | ΔgE/ΔTA | | 10 | | ppm/°C | VDD = 2.0V, VREF = 0.5V, GDMVDM = -0.4V to 1.4V | 9 |
| Differential nonlinearity | INLDM | | 50 | | ppm | VDD = 2.0V, VREF = 0.5V, GDMVDM = -0.4V to 1.4V | 9 |
| Offset voltage aging | ΔVOS | | 0.35 | | μV | 108 hr at +150°C, changes measured at +25°C | 7 |
| TC1 aging | ΔTC1 | | 4 | | nV/°C | | 7 |
| VOS drift, quadratic temp. co. | TC2 | | 60 | | pV/°C2 | | 7 |
| Bandwidth | BW | | 500 | | kHz | GDMVDM = 0.1Vp-p | 10 |
| Gain peaking | GPK | | 0 | | dB | All | 10 |
| VDM step overshoot | OSDM | | 4 | | % | GDMVDM step = 0.1V, tr_in = 0.2 μs | 10 |
| Overdrive recovery, input differential mode | tIRDL | | 3 | | μs | VDD = 5.5V, VREF = 4V, GDMVDM = -3.5V to -1.25V step, 90% of VOUT change | 10 |
| Overdrive recovery, output | tORL | | 1.5 | | μs | VDD = 2.0V, VREF = 0V, GDMVDM = -0.5V to +1V step, 90% of VOUT change | 11 |
| Input noise voltage 0.01 Hz to 1 Hz | Eni | | 0.48 | | μVp-p | f = 0.01 Hz to 1 Hz | 11 |
| Input noise voltage 0.1 Hz to 10 Hz | Eni | | 1.54 | | μVp-p | f = 0.1 Hz to 10 Hz | 11 |
| Input noise voltage density | eni | | 74 | | nV/√Hz | f < 500 Hz | 11 |
| Input current noise density at VIP | inip | | 10 | | pA/√Hz | f = 1 kHz | 11 |
| EMI rejection ratio at 2.4 GHz | EMIRR | | 118 | | dB | VIN = 0.1VPK, f = 2400 MHz | 11 |
| Power on time (VDD rising, VOUT settles) | tPON | | 65 | | μs | VDD = 0V to 2.0V, VL = 0V, 90% of VOUT change | 11 |
| Power on time (VDD rising, VOUT settles) | tPON | | | 140 | μs | VDD = 0V to 5.5V, VL = 0V, 90% of VOUT change | 11 |
| Junction-to-ambient thermal resistance, 6L-SOT-23 | θJA | | 191 | | °C/W | | 12 |
## CAD (KiCad official)
- Symbol: `MCP6C04T-020E`
- Footprint: `Package_TO_SOT_SMD:SOT-23-6`
- 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files: `mcp6c04t-020e-etched.step` / `mcp6c04t-020e-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `mcp6c04t-020e.step` / `mcp6c04t-020e.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/mcp6c04t-020e-datasheet.pdf) (54 pp, sha256 `2d21c87ff80f73a6`, retrieved 2026-10-28, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/mcp6c04t-020e-datasheet.pdf)