main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1h ago
viewers mcp6402t-e: viewers · Ray 1h ago
mcp6402t-e-etched.glb Publish 0.1.0 · Ray 1h ago
mcp6402t-e-etched.step mcp6402t-e: factory component page (tier=lcsc) · Ray 1h ago
mcp6402t-e-hero.glb mcp6402t-e: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
mcp6402t-e-hero.overlay.json Publish 0.1.0 · Ray 1h ago
mcp6402t-e.glb Publish 0.1.0 · Ray 1h ago
mcp6402t-e.kicad_mod Publish 0.1.0 · Ray 1h ago
mcp6402t-e.kicad_sym Publish 0.1.0 · Ray 1h ago
mcp6402t-e.lbr Publish 0.1.0 · Ray 1h ago
mcp6402t-e.step Publish 0.1.0 · Ray 1h ago
package.json Publish 0.1.0 · Ray 1h ago
page.json Set visibility: public · Ray 1h ago
README.md Publish 0.1.0 · Ray 1h ago

MCP6402T-E

Microchip Tech · Pre-ordered MCUs · SOIC-8

MCP6402T-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output of op amp A, a low-impedance voltage source.
2 VINA- input Inverting input of op amp A, a high-impedance CMOS input with low bias current.
3 VINA+ input Non-inverting input of op amp A, a high-impedance CMOS input with low bias current.
4 VSS power_in Negative power supply, connected to ground in single-supply use; VDD must be 1.8V to 6.0V above VSS.
5 VINB+ input Non-inverting input of op amp B, a high-impedance CMOS input with low bias current.
6 VINB- input Inverting input of op amp B, a high-impedance CMOS input with low bias current.
7 VOUTB output Analog output of op amp B, a low-impedance voltage source.
8 VDD power_in Positive power supply, 1.8V to 6.0V above VSS, needing bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Embedded Processors & Controllers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -4.5 0.8 4.5 mV VCM = VSS, E 3
Power Supply Rejection Ratio PSRR 63 78 dB VCM = VSS, E 3
Input Bias Current IB 1 100 pA E, H 3
Common Mode Rejection Ratio CMRR 56 71 dB VCM = -0.2V to 2.0V, VDD = 1.8V 4
Common Mode Rejection Ratio CMRR 63 78 dB VCM = -0.3V to 6.3V, VDD = 6.0V 4
DC Open-Loop Gain AOL 90 110 dB VOUT = 0.3V to VDD-0.3V, VCM = VSS 4
High-Level Output Voltage VOH 1.79 1.792 V VDD = 1.8V, RL = 10 kΩ, 0.5V input overdrive 4
High-Level Output Voltage VOH 5.98 5.985 V VDD = 6.0V, RL = 10 kΩ, 0.5V input overdrive 4
Low-Level Output Voltage VOL 0.008 0.01 V VDD = 1.8V, RL = 10 kΩ, 0.5V input overdrive 4
Low-Level Output Voltage VOL 0.015 0.02 V VDD = 6.0V, RL = 10 kΩ, 0.5V input overdrive 4
Supply Voltage VDD 1.8 6 V E, H 5
Quiescent Current per Amplifier IQ 20 45 70 µA IO = 0, VDD = 5.0V 5
Operating Temperature Range TA -40 125 °C E temp parts 5
Supply Voltage (VDD, VSS) VDD, VSS 7 V 3
Current at Input Pins -2 2 mA ±2 mA 3
Current at Output and Supply Pins -30 30 mA ±30 mA 3
Storage Temperature -65 150 °C Absolute Maximum Ratings 3
Maximum Junction Temperature TJ 155 °C 3
ESD Protection HBM 4 kV All pins, ≥ 4 kV 3
ESD Protection MM 300 V All pins, 300V 3
ESD Protection CDM 1500 V All pins, 1500V 3
Storage Temperature Range TA -65 155 °C 5
Thermal Resistance, 8L-SOIC θJA 149.5 °C/W 5
Input Offset Voltage Drift ΔVOS/ΔTA 2 µV/°C -40°C to +125°C, E, VCM = VSS 3
Input Offset Current IOS 1 pA E, H 3
Output Short-Circuit Current ISC 5 mA VDD = 1.8V (±5 mA) 5
Output Short-Circuit Current ISC 15 mA VDD = 6.0V (±15 mA) 5
Gain Bandwidth Product GBWP 1 MHz 5
Phase Margin PM 65 ° G = +1 V/V 5
Slew Rate SR 0.5 V/µs 5
Input Noise Voltage Density eni 28 nV/√Hz f = 1 kHz 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin OT = Plastic Small Outline Transistor (SOT-23), 5-lead SN = Plastic SOIC, (3.90 mm body), 8-lead 41

CAD (KiCad official)

  • Symbol: MCP6402T-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp6402t-e-etched.step / mcp6402t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6402t-e.step / mcp6402t-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (44 pp, sha256 88bb523edbd4b387, retrieved 2026-10-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF