component

MCP6292-E

Public Made by Adom

by adom

Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentoperational amplifier-comparatormcp6292-efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MCP6292-E

Microchip Tech · Operational Amplifier · SOIC-8

MCP6292-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output of op amp A, a low-impedance voltage source.
2 VINA- input Inverting input of op amp A, a high-impedance CMOS input with low bias current.
3 VINA+ input Noninverting input of op amp A, a high-impedance CMOS input with low bias current.
4 VSS power_in Negative power supply; VDD must be 2.4V to 6.0V above VSS, and VSS is normally tied to ground in single-supply use.
5 VINB+ input Noninverting input of op amp B, a high-impedance CMOS input with low bias current.
6 VINB- input Inverting input of op amp B, a high-impedance CMOS input with low bias current.
7 VOUTB output Analog output of op amp B, a low-impedance voltage source.
8 VDD power_in Positive power supply, 2.4V to 6.0V above VSS, and needs bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -3 3 mV VCM = VSS (Note 1) 2
Power Supply Rejection Ratio PSRR 70 90 dB VCM = VSS (Note 1) 2
Input Bias Current at 85C IB 50 200 pA TA = +85°C (Note 2) 2
Input Bias Current at 125C IB 2 5 nA TA = +125°C (Note 2) 2
Common-mode Input Range VCMR -0.3 V VSS - 0.3 min; VDD + 0.3 max 2
Common-mode Rejection Ratio CMRR 70 85 dB VCM = -0.3V to 2.5V, VDD = 5V 2
Common-mode Rejection Ratio CMRR 65 80 dB VCM = -0.3V to 5.3V, VDD = 5V 2
DC Open-Loop Gain AOL 90 110 dB VOUT = 0.2V to VDD - 0.2V, VCM = VSS (Note 1) 3
Maximum Output Voltage Swing (from rails) VOL, VOH 15 15 mV 0.5V Input Overdrive; VSS + 15 / VDD - 15 3
Supply Voltage VDD 2.4 6 V TA = -40°C to +125°C (Note 5) 3
Quiescent Current per Amplifier IQ 0.7 1 1.3 mA IO = 0 3
Operating Temperature Range (E Temp) TA -40 125 °C 4
Storage Temperature Range TA -65 150 °C 4
Supply Voltage (VDD - VSS) VDD-VSS 7 V 2
Current at Input Pins -2 2 mA 2
Current at Output and Supply Pins -30 30 mA 2
Maximum Junction Temperature TJ 155 °C 2
Thermal Resistance, 8L-SOIC θJA 163 °C/W 4
Input Offset Temperature Drift ΔVOS/ΔTA 1.7 µV/°C TA = -40°C to +125°C, VCM = VSS (Note 1); printed ±1.7 2
Input Bias Current IB 1 pA Note 2; printed ±1.0 2
Output Short Circuit Current ISC 25 mA printed ±25 3
Gain Bandwidth Product GBWP 10 MHz 3
Phase Margin at Unity-Gain PM 65 ° G = +1 V/V 3
Slew Rate SR 7 V/µs 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 35

CAD (KiCad official)

  • Symbol: MCP6292-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp6292-e-etched.step / mcp6292-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6292-e.step / mcp6292-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (50 pp, sha256 0d01a38965ca7436, retrieved 2026-10-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF