component
MCP6241T-E
Public Made by Adomby adom
Microchip Tech Operational Amplifier, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 11d ago |
| viewers | 11d ago |
| mcp6241t-e-etched.glb | 11d ago |
| mcp6241t-e-etched.step | 11d ago |
| mcp6241t-e-hero.glb | 11d ago |
| mcp6241t-e-hero.overlay.json | 11d ago |
| mcp6241t-e.glb | 11d ago |
| mcp6241t-e.kicad_mod | 11d ago |
| mcp6241t-e.kicad_sym | 11d ago |
| mcp6241t-e.lbr | 11d ago |
| mcp6241t-e.step | 11d ago |
| package.json | 11d ago |
| page.json | 11d ago |
| README.md | 11d ago |
MCP6241T-E
Microchip Tech · Operational Amplifier · SOT-23-5
MCP6241T-E from Microchip Tech, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | output | Analog output of the op amp, a low-impedance voltage source. |
| 2 | VSS | power_in | Negative power supply, normally connected to ground in single-supply use; VDD must be 1.8V to 5.5V above VSS. |
| 3 | VIN+ | power_in | Non-inverting input, a high-impedance CMOS input with low bias current that should stay between VSS and VDD in normal operation. |
| 4 | VIN- | power_in | Inverting input, a high-impedance CMOS input with low bias current that should stay between VSS and VDD in normal operation. |
| 5 | VDD | power_in | Positive power supply, 1.8V to 5.5V above VSS, and it needs bypass capacitors. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOT-23-5 |
| Category | Amplifiers |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -5 | 5 | mV | VCM = VSS | 3 | |
| Input Offset Voltage, Extended Temperature | VOS | -7 | 7 | mV | TA= -40°C to +125°C, VCM = VSS (Note 1) | 3 | |
| Common Mode Rejection Ratio | CMRR | 60 | 75 | dB | VCM = -0.3V to 5.3V, VDD = 5V | 3 | |
| DC Open-Loop Gain (large signal) | AOL | 90 | 110 | dB | VOUT = 0.3V to VDD, 0.3V, VCM =VSS | 3 | |
| Maximum Output Voltage Swing | VOL, VOH | 35 | 35 | mV | RL = 10 kΩ, 0.5V Input Overdrive; VSS + 35 mV min to VDD, 35 mV | 3 | |
| Supply Voltage | VDD | 1.8 | 5.5 | V | 3 | ||
| Quiescent Current per Amplifier | IQ | 30 | 50 | 70 | µA | IO = 0, VCM = VDD, 0.5V | 3 |
| Input Offset Drift with Temperature | ΔVOS/ΔTA | 3 | µV/°C | TA= -40°C to +125°C, VCM = VSS (±3.0) | 3 | ||
| Power Supply Rejection | PSRR | 83 | dB | VCM = VSS | 3 | ||
| Input Bias Current | IB | 1 | pA | ±1.0 typ | 3 | ||
| Input Bias Current at 85°C | IB | 20 | pA | TA = +85°C | 3 | ||
| Input Bias Current at 125°C | IB | 1100 | pA | TA = +125°C | 3 | ||
| Input Offset Current | IOS | 1 | pA | ±1.0 typ | 3 | ||
| Output Short-Circuit Current | ISC | 6 | mA | VDD = 1.8V (±6) | 3 | ||
| Output Short-Circuit Current | ISC | 23 | mA | VDD = 5.5V (±23) | 3 | ||
| Gain Bandwidth Product | GBWP | 550 | kHz | 4 | |||
| Phase Margin | PM | 68 | ° | G = +1 V/V | 4 | ||
| Slew Rate | SR | 0.3 | V/µs | 4 | |||
| Input Noise Voltage | Eni | 10 | µVP-P | f = 0.1 Hz to 10 Hz | 4 | ||
| Input Noise Voltage Density | eni | 45 | nV/√Hz | f = 1 kHz | 4 | ||
| Input Noise Current Density | ini | 0.6 | fA/√Hz | f = 1 kHz | 4 | ||
| Supply Voltage (VDD, VSS) absolute max | VDD-VSS | 7 | V | 3 | |||
| Current at Analog Input Pins | VIN+, VIN- | -2 | 2 | mA | ±2 mA | 3 | |
| Analog Inputs Voltage | VIN+, VIN- | -1 | 1 | V | VSS, 1.0V to VDD + 1.0V | 3 | |
| All Other Inputs and Outputs | -0.3 | 0.3 | V | VSS, 0.3V to VDD + 0.3V | 3 | ||
| Current at Output and Supply Pins | -30 | 30 | mA | ±30 mA | 3 | ||
| Storage Temperature | -65 | 150 | °C | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD Protection HBM | 4 | kV | All pins, HBM | 3 | |||
| ESD Protection MM | 300 | V | All pins, MM | 3 | |||
| Operating Temperature Range | TA | -40 | 125 | °C | Note: TJ must not exceed +150°C | 4 | |
| Thermal Resistance, 5L-SOT-23 | θJA | 256 | °C/W | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | SN = Plastic SOIC (150 mil Body), 8-lead SL = Plastic SOIC (150 mil Body), 14-lead | 35 |
CAD (KiCad official)
- Symbol:
MCP6241T-E - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
mcp6241t-e-etched.step/mcp6241t-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6241t-e.step/mcp6241t-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (38 pp, sha256
550df3783947fdaa, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).