main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers mcp6142-e: viewers · Ray 8d ago
mcp6142-e-etched.glb Publish 0.1.0 · Ray 8d ago
mcp6142-e-etched.step mcp6142-e: factory component page (tier=mfr) · Ray 8d ago
mcp6142-e-hero.glb mcp6142-e: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
mcp6142-e-hero.overlay.json Publish 0.1.0 · Ray 8d ago
mcp6142-e.glb Publish 0.1.0 · Ray 8d ago
mcp6142-e.kicad_mod Publish 0.1.0 · Ray 8d ago
mcp6142-e.kicad_sym Publish 0.1.0 · Ray 8d ago
mcp6142-e.lbr Publish 0.1.0 · Ray 8d ago
mcp6142-e.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

MCP6142-E

Microchip Tech · Operational Amplifier · MSOP-8

MCP6142-E from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output of op amp A; the output is a low-impedance voltage source.
2 VINA- input Inverting input of op amp A, a high-impedance CMOS input with low bias current.
3 VINA+ input Non-inverting input of op amp A, a high-impedance CMOS input with low bias current.
4 VSS power_in Negative power supply; VDD must be 1.4V to 6.0V higher than VSS, and VSS is connected to ground in single-supply use.
5 VINB+ input Non-inverting input of op amp B, a high-impedance CMOS input with low bias current.
6 VINB- input Inverting input of op amp B, a high-impedance CMOS input with low bias current.
7 VOUTB output Analog output of op amp B; the output is a low-impedance voltage source.
8 VDD power_in Positive power supply, 1.4V to 6.0V above VSS, which requires bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package MSOP-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -3 3 mV VCM = VSS 3
Drift with Temperature (TA = -40°C to +85°C) VOS/TA -1.8 1.8 µV/°C VCM = VSS, TA = -40°C to +85°C 3
Drift with Temperature (TA = +85°C to +125°C) VOS/TA -10 10 µV/°C VCM = VSS, TA = +85°C to +125°C 3
Power Supply Rejection PSRR 70 85 dB VCM = VSS 3
Industrial Temperature Input Bias Current IB 20 100 pA TA = +85° 3
Extended Temperature Input Bias Current IB 1200 5000 pA TA = +125° 3
Common-mode Rejection Ratio (VCM = -0.3V to 5.3V) CMRR 62 80 dB VDD = 5V, VCM = -0.3V to 5.3V 3
Common-mode Rejection Ratio (VCM = 2.5V to 5.3V) CMRR 60 75 dB VDD = 5V, VCM = 2.5V to 5.3V 3
Common-mode Rejection Ratio (VCM = -0.3V to 2.5V) CMRR 60 80 dB VDD = 5V, VCM = -0.3V to 2.5V 3
DC Open-Loop Gain (large signal) AOL 95 115 dB RL = 50 k to VL, VOUT = 0.1V to VDD-0.1V 3
Supply Voltage VDD 1.4 6 V 3
Quiescent Current per Amplifier IQ 0.3 0.6 1 µA IO = 0 3
Specified Temperature Range (Extended Temperature parts) TA -40 125 °C Extended Temperature parts 5
Operating Temperature Range TA -40 125 °C 5
Storage Temperature Range TA -65 150 °C 5
Thermal Resistance, 8L-MSOP θJA 206 °C/W 5
Current at Analog Input Pins -2 2 mA 3
Current at Output and Supply Pins -30 30 mA 3
Maximum Junction Temperature TJ 150 °C 3
ESD Protection On All Pins (HBM) 4 kV HBM 3
ESD Protection On All Pins (MM) 400 V MM 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 38

CAD (KiCad official)

  • Symbol: MCP6142-E
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: mcp6142-e-etched.step / mcp6142-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6142-e.step / mcp6142-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (52 pp, sha256 ff8ac139a7fd75dd, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF