component
MCP607T-I
Public Made by Adomby adom
Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP607T-I
Microchip Tech · Operational Amplifier · SOIC-8
MCP607T-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Output of op amp A, a low-impedance voltage source that operates between VSS and VDD in normal operation. |
| 2 | VINA- | input | Inverting input of op amp A, a high-impedance CMOS input with low bias current, which should be kept between VSS - 0.3V and VDD + 0.3V. |
| 3 | VINA+ | input | Non-inverting input of op amp A, a high-impedance CMOS input with low bias current, which should be kept between VSS - 0.3V and VDD + 0.3V. |
| 4 | VSS | power_in | Negative power supply pin, which is 2.5V to 5.5V below VDD and is connected to ground in typical single-supply use. |
| 5 | VINB+ | input | Non-inverting input of op amp B, a high-impedance CMOS input with low bias current, which should be kept between VSS - 0.3V and VDD + 0.3V. |
| 6 | VINB- | input | Inverting input of op amp B, a high-impedance CMOS input with low bias current, which should be kept between VSS - 0.3V and VDD + 0.3V. |
| 7 | VOUTB | output | Output of op amp B, a low-impedance voltage source that operates between VSS and VDD in normal operation. |
| 8 | VDD | power_in | Positive power supply pin, which is 2.5V to 5.5V above VSS and needs bypass capacitors. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -250 | 250 | µV | 3 | ||
| Power Supply Rejection Ratio | PSRR | 80 | 93 | dB | 3 | ||
| Input Bias Current at Temperature | IB | 80 | pA | TA = +85°C | 3 | ||
| Common Mode Rejection Ratio | CMRR | 75 | 91 | dB | VDD = 5V, VCM = -0.3V to 3.9V | 3 | |
| DC Open-Loop Gain (Large-signal) | AOL | 105 | 121 | dB | RL = 25 kΩ to VL, VOUT = 50 mV to VDD, 50 mV | 3 | |
| DC Open-Loop Gain (Large-signal) | AOL | 100 | 118 | dB | RL = 5 kΩ to VL, VOUT = 0.1V to VDD, 0.1V | 3 | |
| Supply Voltage | VDD | 2.5 | 6 | V | 3 | ||
| Quiescent Current per Amplifier | IQ | 18.7 | 25 | µA | IO = 0 | 3 | |
| Specified Temperature Range | TA | -40 | 85 | °C | 5 | ||
| Operating Temperature Range | TA | -40 | 125 | °C | Note 1 | 5 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 5 | ||
| Supply Voltage (VDD, VSS) | VDD, VSS | 7 | V | 3 | |||
| Current at Input Pins | -2 | 2 | mA | 3 | |||
| Current at Output and Supply Pins | -30 | 30 | mA | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD Protection On All Pins (HBM) | 3 | kV | HBM | 3 | |||
| ESD Protection On All Pins (MM) | 200 | V | MM | 3 | |||
| Thermal Resistance, 8L-SOIC | θJA | 149.5 | °C/W | 5 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | P = Plastic DIP (300 mil Body), 8-lead, 14-lead SN = Plastic SOIC (3.90 mm body), 8-lead | 39 |
CAD (KiCad official)
- Symbol:
MCP607T-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mcp607t-i-etched.step/mcp607t-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp607t-i.step/mcp607t-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (42 pp, sha256
f6d74660ed41fe41, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).