component
MCP6072T-E
Public Made by Adomby adom
Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP6072T-E
Microchip Tech · Operational Amplifier · SOIC-8
MCP6072T-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Analog output of op amp A; it is a low-impedance voltage source. |
| 2 | VINA- | input | Inverting input of op amp A; a high-impedance CMOS input with low bias current. |
| 3 | VINA+ | input | Non-inverting input of op amp A; a high-impedance CMOS input with low bias current. |
| 4 | VSS | power_in | Negative power supply; VDD is 1.8V to 6.0V higher than VSS, and VSS is connected to ground in single-supply use. |
| 5 | VINB+ | input | Non-inverting input of op amp B; a high-impedance CMOS input with low bias current. |
| 6 | VINB- | input | Inverting input of op amp B; a high-impedance CMOS input with low bias current. |
| 7 | VOUTB | output | Analog output of op amp B; it is a low-impedance voltage source. |
| 8 | VDD | power_in | Positive power supply, 1.8V to 6.0V above VSS; VDD needs bypass capacitors. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -150 | 150 | µV | VDD = 3.0V, VCM = VDD/3 | 3 | |
| Input Bias Current | IB | 1 | 100 | pA | 3 | ||
| Input Bias Current at TA = +125°C | IB | 1100 | 5000 | pA | TA = +125°C | 3 | |
| Power Supply Rejection Ratio | PSRR | 70 | 87 | dB | VCM = VSS | 3 | |
| Common Mode Rejection Ratio | CMRR | 72 | 89 | dB | VCM = -0.15V to 1.95V, VDD = 1.8V | 3 | |
| Common Mode Rejection Ratio | CMRR | 74 | 91 | dB | VCM = -0.3V to 6.3V, VDD = 6.0V | 3 | |
| Common Mode Rejection Ratio | CMRR | 72 | 87 | dB | VCM = 3.0V to 6.3V, VDD = 6.0V | 3 | |
| Common Mode Rejection Ratio | CMRR | 74 | 89 | dB | VCM = -0.3V to 3.0V, VDD = 6.0V | 3 | |
| DC Open-Loop Gain (Large Signal) | AOL | 95 | 115 | dB | 0.2V < VOUT <(VDD-0.2V), VCM = VSS | 4 | |
| Supply Voltage | VDD | 1.8 | 6 | V | 4 | ||
| Quiescent Current per Amplifier | IQ | 50 | 110 | 170 | µA | IO = 0, VDD = 6.0V, VCM = 0.9VDD | 4 |
| Operating Temperature Range | TA | -40 | 125 | °C | Note 1 | 4 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 4 | ||
| Thermal Resistance, 8L-SOIC | θJA | 149.5 | °C/W | 4 | |||
| VDD - VSS (supply voltage) | VDD-VSS | 7 | V | 3 | |||
| Current at Input Pins | -2 | 2 | mA | 3 | |||
| Current at Output and Supply Pins | -30 | 30 | mA | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD protection on all pins (HBM) | 4 | kV | HBM | 3 | |||
| ESD protection on all pins (MM) | 400 | V | MM | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | SL = Plastic SOIC (150 mil Body), 14-lead SN = Plastic SOIC, (150 mil Body), 8-lead | 37 |
CAD (KiCad official)
- Symbol:
MCP6072T-E - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mcp6072t-e-etched.step/mcp6072t-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6072t-e.step/mcp6072t-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (40 pp, sha256
c31e01fe6edc94c1, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).