main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17h ago
viewers mcp6072-e: viewers · Ray 17h ago
mcp6072-e-etched.glb Publish 0.1.0 · Ray 17h ago
mcp6072-e-etched.step mcp6072-e: factory component page (tier=mfr) · Ray 17h ago
mcp6072-e-hero.glb mcp6072-e: hero GLB from the etched model (keeps the MPN mark) · Ray 17h ago
mcp6072-e-hero.overlay.json Publish 0.1.0 · Ray 17h ago
mcp6072-e.glb Publish 0.1.0 · Ray 17h ago
mcp6072-e.kicad_mod Publish 0.1.0 · Ray 17h ago
mcp6072-e.kicad_sym Publish 0.1.0 · Ray 17h ago
mcp6072-e.lbr Publish 0.1.0 · Ray 17h ago
mcp6072-e.step Publish 0.1.0 · Ray 17h ago
package.json Publish 0.1.0 · Ray 17h ago
page.json Set visibility: public · Ray 17h ago
README.md Publish 0.1.0 · Ray 17h ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 16h ago

MCP6072-E

Microchip Tech · Operational Amplifier · SOIC-8

MCP6072-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output of op amp A; the output pins are low-impedance voltage sources.
2 VINA- input Inverting input of op amp A, a high-impedance CMOS input with low bias current.
3 VINA+ input Non-inverting input of op amp A, a high-impedance CMOS input with low bias current.
4 VSS power_in Negative power supply, connected to ground in single-supply operation; VDD is 1.8V to 6.0V higher than VSS.
5 VINB+ input Non-inverting input of op amp B, a high-impedance CMOS input with low bias current.
6 VINB- input Inverting input of op amp B, a high-impedance CMOS input with low bias current.
7 VOUTB output Analog output of op amp B; the output pins are low-impedance voltage sources.
8 VDD power_in Positive power supply, 1.8V to 6.0V above VSS, requiring bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (VDD, VSS) VDD, VSS 7 V 3
Current at Input Pins -2 2 mA 3
Current at Output and Supply Pins -30 30 mA 3
Storage Temperature TA -65 150 °C 3
Maximum Junction Temperature TJ 150 °C 3
ESD protection on all pins (HBM) 4 kV HBM 3
ESD protection on all pins (MM) 400 V MM 3
Supply Voltage VDD 1.8 6 V 4
Operating Temperature Range TA -40 125 °C Note 1 4
Input Offset Voltage VOS -150 150 µV VDD = 3.0V, VCM = VDD/3 3
Input Offset Drift with Temperature ΔVOS/ΔTA -1.5 1.5 µV/°C TA = -40°C to +85°C, VDD = 3.0V, VCM = VDD/3 3
Input Offset Drift with Temperature ΔVOS/ΔTA -4 4 µV/°C TA = +85°C to +125°C, VDD = 3.0V, VCM = VDD/3 3
Power Supply Rejection Ratio PSRR 70 87 dB VCM = VSS 3
Input Bias Current IB 100 pA 3
Input Bias Current IB 60 pA TA = +85°C 3
Input Bias Current IB 1100 5000 pA TA = +125°C 3
Input Offset Current IOS -1 1 pA 3
Common Mode Input Voltage Range VCMR -0.15 1.95 V VDD = 1.8V (Note 1); VSS = GND 3
Common Mode Input Voltage Range VCMR -0.3 6.3 V VDD = 6.0V (Note 1); VSS = GND 3
Common Mode Rejection Ratio CMRR 72 89 dB VCM = -0.15V to 1.95V, VDD = 1.8V 3
Common Mode Rejection Ratio CMRR 74 91 dB VCM = -0.3V to 6.3V, VDD = 6.0V 3
Common Mode Rejection Ratio CMRR 72 87 dB VCM = 3.0V to 6.3V, VDD = 6.0V 3
Common Mode Rejection Ratio CMRR 74 89 dB VCM = -0.3V to 3.0V, VDD = 6.0V 3
DC Open-Loop Gain (Large Signal) AOL 95 115 dB 0.2V < VOUT < (VDD-0.2V), VCM = VSS 4
Maximum Output Voltage Swing (low) VOL 15 mV 0.5V input overdrive; relative to VSS 4
Output Short-Circuit Current ISC -7 7 mA VDD = 1.8V 4
Output Short-Circuit Current ISC -28 28 mA VDD = 6.0V 4
Quiescent Current per Amplifier IQ 50 110 170 µA IO = 0, VDD = 6.0V, VCM = 0.9VDD 4
Thermal Resistance, 8L-SOIC θJA 149.5 °C/W 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin SL = Plastic SOIC (150 mil Body), 14-lead SN = Plastic SOIC, (150 mil Body), 8-lead 37

CAD (KiCad official)

  • Symbol: MCP6072-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp6072-e-etched.step / mcp6072-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6072-e.step / mcp6072-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (40 pp, sha256 c31e01fe6edc94c1, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF