component
MCP6061-E
Public Made by Adomby adom
Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP6061-E
Microchip Tech · Operational Amplifier · SOIC-8
MCP6061-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection. |
| 2 | VIN- | power_in | Inverting input of the op amp, a high-impedance CMOS input with low bias current, to be kept between VSS and VDD for normal operation. |
| 3 | VIN+ | power_in | Non-inverting input of the op amp, a high-impedance CMOS input with low bias current, to be kept between VSS and VDD for normal operation. |
| 4 | VSS | power_in | Negative power supply, normally connected to ground in single-supply use; VDD must be 1.8V to 6.0V above it. |
| 5 | NC | unconnected | No internal connection. |
| 6 | VOUT | output | Analog output of the op amp, a low-impedance voltage source with rail-to-rail swing. |
| 7 | VDD | power_in | Positive power supply, 1.8V to 6.0V above VSS, and it needs bypass capacitors. |
| 8 | NC | unconnected | No internal connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Operational Amplifier/Comparator |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -150 | 150 | µV | VDD = 3.0V, VCM = VDD/3 | 3 | |
| Power Supply Rejection Ratio | PSRR | 70 | 87 | dB | VCM = VSS | 3 | |
| Input Bias Current | IB | 1 | 100 | pA | 3 | ||
| Input Bias Current at 125°C | IB | 1100 | 5000 | pA | TA = +125°C | 3 | |
| Common Mode Input Voltage Range low (VDD=1.8V) | VCMR | -0.15 | V | VDD = 1.8V; min printed as VSS-0.15 | 3 | ||
| Common Mode Input Voltage Range high (VDD=1.8V) | VCMR | 0.15 | V | VDD = 1.8V; max printed as VDD+0.15 | 3 | ||
| Common Mode Input Voltage Range low (VDD=6.0V) | VCMR | -0.3 | V | VDD = 6.0V; min printed as VSS-0.3 | 3 | ||
| Common Mode Input Voltage Range high (VDD=6.0V) | VCMR | 0.3 | V | VDD = 6.0V; max printed as VDD+0.3 | 3 | ||
| Common Mode Rejection Ratio | CMRR | 72 | 89 | dB | VCM = -0.15V to 1.95V, VDD = 1.8V | 3 | |
| Common Mode Rejection Ratio | CMRR | 74 | 91 | dB | VCM = -0.3V to 6.3V, VDD = 6.0V | 3 | |
| Common Mode Rejection Ratio | CMRR | 72 | 87 | dB | VCM = 3.0V to 6.3V, VDD = 6.0V | 3 | |
| Common Mode Rejection Ratio | CMRR | 74 | 89 | dB | VCM = -0.3V to 3.0V, VDD = 6.0V | 3 | |
| DC Open-Loop Gain (Large Signal) | AOL | 95 | 115 | dB | 0.2V < VOUT <(VDD-0.2V), VCM = VSS | 4 | |
| Maximum Output Voltage Swing low | VOL | 15 | mV | 0.5V input overdrive; printed VSS+15 mV | 4 | ||
| Maximum Output Voltage Swing high | VOH | -15 | mV | 0.5V input overdrive; printed VDD-15 mV | 4 | ||
| Supply Voltage | VDD | 1.8 | 6 | V | 4 | ||
| Quiescent Current per Amplifier | IQ | 30 | 60 | 90 | µA | IO = 0, VDD = 6.0V, VCM = 0.9VDD | 4 |
| Operating Temperature Range | TA | -40 | 125 | °C | Note 1 | 4 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 4 | ||
| Current at Input Pins | -2 | 2 | mA | 3 | |||
| Current at Output and Supply Pins | -30 | 30 | mA | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD protection HBM | 4 | kV | all pins, HBM; printed ≥ 4 kV | 3 | |||
| ESD protection MM | 400 | V | all pins, MM; printed ≥ 400V | 3 | |||
| Thermal Resistance, 8L-SOIC | θJA | 149.5 | °C/W | 4 | |||
| Input Offset Drift with Temperature | ΔVOS/ΔTA | 1.5 | µV/°C | TA= -40°C to +85°C, VDD = 3.0V, VCM = VDD/3; printed ±1.5 | 3 | ||
| Input Offset Drift with Temperature | ΔVOS/ΔTA | 4 | µV/°C | TA= +85°C to +125°C, VDD = 3.0V, VCM = VDD/3; printed ±4.0 | 3 | ||
| Output Short-Circuit Current | ISC | 6 | mA | VDD = 1.8V; printed ±6 | 4 | ||
| Output Short-Circuit Current | ISC | 27 | mA | VDD = 6.0V; printed ±27 | 4 | ||
| Gain Bandwidth Product | GBWP | 730 | kHz | 4 | |||
| Phase Margin | PM | 61 | ° | G = +1 V/V | 4 | ||
| Slew Rate | SR | 0.25 | V/µs | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | SL = Plastic SOIC (150 mil Body), 14-lead SN = Plastic SOIC, (150 mil Body), 8-lead | 37 |
CAD (KiCad official)
- Symbol:
MCP6061-E - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mcp6061-e-etched.step/mcp6061-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6061-e.step/mcp6061-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (40 pp, sha256
2a1aca45f47f16f7, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).