component
MCP6024-I
Public Made by Adomby adom
Microchip Tech Operational Amplifier, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 21h ago |
| viewers | 21h ago |
| mcp6024-i-etched.glb | 21h ago |
| mcp6024-i-etched.step | 21h ago |
| mcp6024-i-hero.glb | 21h ago |
| mcp6024-i-hero.overlay.json | 21h ago |
| mcp6024-i.glb | 21h ago |
| mcp6024-i.kicad_mod | 21h ago |
| mcp6024-i.kicad_sym | 21h ago |
| mcp6024-i.lbr | 21h ago |
| mcp6024-i.step | 21h ago |
| package.json | 21h ago |
| page.json | 21h ago |
| README.md | 21h ago |
| verification.json | 21h ago |
MCP6024-I
Microchip Tech · Operational Amplifier · PDIP-14
MCP6024-I from Microchip Tech, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Analog output of op amp A; the datasheet describes it as a low-impedance voltage source. |
| 2 | VINA- | input | Inverting input of op amp A, a high-impedance CMOS input with low bias current. |
| 3 | VINA+ | input | Non-inverting input of op amp A, a high-impedance CMOS input with low bias current. |
| 4 | VDD | power_in | Positive power supply, which must be 2.5V to 5.5V higher than VSS; a bypass capacitor is needed on VDD. |
| 5 | VINB+ | input | Non-inverting input of op amp B, a high-impedance CMOS input with low bias current. |
| 6 | VINB- | input | Inverting input of op amp B, a high-impedance CMOS input with low bias current. |
| 7 | VOUTB | output | Analog output of op amp B; the datasheet describes it as a low-impedance voltage source. |
| 8 | VOUTC | output | Analog output of op amp C; the datasheet describes it as a low-impedance voltage source. |
| 9 | VINC- | input | Inverting input of op amp C, a high-impedance CMOS input with low bias current. |
| 10 | VINC+ | input | Non-inverting input of op amp C, a high-impedance CMOS input with low bias current. |
| 11 | VSS | power_in | Negative power supply; for single-supply use it is connected to ground. |
| 12 | VIND+ | input | Non-inverting input of op amp D, a high-impedance CMOS input with low bias current. |
| 13 | VIND- | input | Inverting input of op amp D, a high-impedance CMOS input with low bias current. |
| 14 | VOUTD | output | Analog output of op amp D; the datasheet describes it as a low-impedance voltage source. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-14 |
| Category | Operational Amplifier/Comparator |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 2.5 | 5.5 | V | 3 | ||
| Quiescent Current per Amplifier | IQ | 0.5 | 1 | 1.35 | mA | IO = 0 | 3 |
| Input Offset Voltage (Industrial Temperature Parts) | VOS | -500 | 500 | µV | VCM = 0V | 3 | |
| Power Supply Rejection Ratio | PSRR | 74 | 90 | dB | VCM = 0V | 3 | |
| Input Bias Current (Industrial Temperature Parts) | IB | 30 | 150 | pA | TA = +85°C | 3 | |
| Common-Mode Rejection Ratio | CMRR | 74 | 90 | dB | VDD = 5V, VCM = -0.3V to 5.3V | 3 | |
| Common-Mode Rejection Ratio | CMRR | 70 | 85 | dB | VDD = 5V, VCM = 3.0V to 5.3V | 3 | |
| DC Open-Loop Gain (Large Signal) | AOL | 90 | 110 | dB | VCM = 0V, VOUT = VSS + 0.3V to VDD, 0.3V | 3 | |
| Absolute Maximum VDD, VSS | VDD -VSS | 7 | V | 3 | |||
| Current Analog Input Pins (VIN+, VIN-) | -2 | 2 | mA | 3 | |||
| Current at Output and Supply Pins | -30 | 30 | mA | 3 | |||
| ESD Protection on All Pins (HBM) | 2 | kV | HBM | 3 | |||
| ESD Protection on All Pins (MM) | 200 | V | MM | 3 | |||
| Maximum Junction Temperature | 150 | °C | 3 | ||||
| Storage Temperature Range | TA | -65 | 150 | °C | 5 | ||
| Industrial Temperature Range | TA | -40 | 85 | °C | 5 | ||
| Operating Temperature Range | TA | -40 | 125 | °C | (Note 1) | 5 | |
| Thermal Resistance, 14L-PDIP | JA | 70 | °C/W | 5 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | P = Plastic DIP (300 mil Body), 8-Lead, 14-Lead SN = Plastic SOIC (150 mil Body), 8-Lead | 51 |
CAD (KiCad official)
- Symbol:
MCP6024-I - Footprint:
Package_DIP:DIP-14_W7.62mm - 3D model: PDIP-14 (KiCad packages3D, STEP)
- 3D model files:
mcp6024-i-etched.step/mcp6024-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp6024-i.step/mcp6024-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (54 pp, sha256
899b5ff27b9b1a7b, retrieved 2026-11-05, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).