component

MCP4726A3T-E

Public Made by Adom

by adom

Microchip Tech Digital To Analog Converters (DACs), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversionmcp4726a3t-efactory-2.0.0extractor-text

Verified MCP4726A3T-E

by Ray · last 30 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

30 Oct 2026RayPublished by the parts factory: tier mfr, 6 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: MCP4726A3T-E · SOT-23-6 · 6 pins
  • ✓copper: 6 copper pads, none touching another net
  • ✓datasheet: all 6 pin names found in the 86-page datasheet
  • •distributor (warn): no ['digikey', 'mouser'] number
  • ✓family: SOT-23-6
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-4ofo3p3b/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 6 pins = 6 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 6 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ mcp4726a3t-e.kicad_sym✓ mcp4726a3t-e.kicad_mod✓ mcp4726a3t-e.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mcp4726a3t-e: hero re-rendered with the chip (after the 10-30 render outage) · Ray 7d ago
viewers mcp4726a3t-e: viewers · Ray 7d ago
mcp4726a3t-e-etched.glb Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e-etched.step mcp4726a3t-e: factory component page (tier=mfr) · Ray 7d ago
mcp4726a3t-e-hero.glb mcp4726a3t-e: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
mcp4726a3t-e-hero.overlay.json Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e.glb Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e.kicad_mod Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e.kicad_sym Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e.lbr Publish 0.1.0 · Ray 7d ago
mcp4726a3t-e.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
verification.json Verified: Published by the parts factory: tier mfr, 6 pins · Ray 7d ago

MCP4726A3T-E

Microchip Tech · Digital To Analog Converters (DACs) · SOT-23-6

MCP4726A3T-E from Microchip Tech, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT output DAC buffered analog output that swings from approximately 0V to approximately VDD, with full-scale range VSS to G x VREF (G = 1x or 2x), and in Power-Down mode is pulled down through 1 kΩ, 125 kΩ, or 640 kΩ.
2 VSS power_in Ground reference pin for all circuitry on the device, which must be connected to a ground plane through a low-impedance connection.
3 VDD power_in Positive supply voltage input for single-supply operation from 2.7V to 5.5V relative to VSS, recommended to be bypassed with about 0.1 µF ceramic plus 10 µF tantalum capacitors.
4 SDA bidirectional I2C serial data pin used to write and read DAC and configuration registers; it is an open-drain N-channel driver that requires a pull-up resistor from VDD.
5 SCL input I2C serial clock input accepting only external clocks from the master; it is an open-drain N-channel driver that requires a pull-up resistor from VDD.
6 VREF power_in External voltage reference input selectable as the resistor ladder reference (buffered or unbuffered); when gain is 2 the VREF voltage should be limited to a maximum of VDD/2, and when VDD is the reference this pin is disconnected internally.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOT-23-6
Category ADC/DAC/Data Conversion
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VDD 2.7 5.5 V 4
Input Current (VREF1:VREF0 = 00) IDD 210 400 µA VREF1:VREF0 = 00, SCL = SDA = VSS, VOUT is unloaded, volatile DAC Register = 0x000 4
Input Current (VREF1:VREF0 = 11, VREF = VDD) IDD 210 400 µA VREF1:VREF0 = 11, VREF = VDD, SCL = SDA = VSS, VOUT is unloaded, volatile DAC Register = 0x000 4
Power-Down Current IDDP 0.09 2 µA PD1:PD0 = 01 (Note 6), VOUT not connected 4
Power-Up Ramp Rate VRAMP 1 V/S Note 1, Note 4 4
Offset Error VOS 0.02 0.75 % of FSR Code = 0x000h, VREF1:VREF0 = 00, G = 0 4
Zero-Scale Error (MCP4726) EZS 2.05 30.8 LSb MCP4726, Code = 0x000h 4
Full-Scale Error (MCP4726) EFS 4.1 82 LSb MCP4726, Code = 0xFFFh 4
Gain Error (MCP4726) gE -2 -0.1 2 % of FSR MCP4726, Code = 0xFFFh, VREF1:VREF0 = 00, G = 0 4
INL Error (MCP4726) INL -14.5 2 14.5 LSb MCP4726 (codes: 100 to 4000) 4
DNL Error (MCP4726) DNL -0.75 0.2 0.75 LSb MCP4726 (codes: 100 to 4000) 4
Short Circuit Current ISC 7 15 24 mA 5
External Reference Input Range (buffered) VREF 0.04 V Buffered mode 5
External Reference Input Range (unbuffered) VREF 0 V Unbuffered mode 5
Output Low Voltage VOL 0.4 V IOL = 3 mA 6
Input Leakage ILI -1 1 µA SCL = SDA = VSS or SCL = SDA = VDD 6
Pin Capacitance CPIN 3 pF Note 5 6
EEPROM Write Time TWRITE 25 50 ms 6
EEPROM Endurance 1 Million Cycles At +25°C, (Note 1) 6
SCL pin Frequency, Standard mode FSCL 0 100 kHz Cb = 400 pF, 2.7V - 5.5V 8
SCL pin Frequency, Fast mode FSCL 0 400 kHz Cb = 400 pF, 2.7V - 5.5V 8
SCL pin Frequency, High-Speed 1.7 MHz mode FSCL 0 1.7 MHz Cb = 400 pF, 4.5V - 5.5V 8
SCL pin Frequency, High-Speed 3.4 MHz mode FSCL 0 3.4 MHz Cb = 100 pF, 4.5V - 5.5V 8
Clock high time (THIGH), 100 kHz mode THIGH 4000 ns 2.7V-5.5V 9
Clock high time (THIGH), 400 kHz mode THIGH 600 ns 2.7V-5.5V 9
Clock high time (THIGH), 1.7 MHz mode THIGH 120 ns 4.5V-5.5V 9
Clock high time (THIGH), 3.4 MHz mode THIGH 60 ns 4.5V-5.5V 9
Clock low time (TLOW), 100 kHz mode TLOW 4700 ns 2.7V-5.5V 9
Clock low time (TLOW), 400 kHz mode TLOW 1300 ns 2.7V-5.5V 9
Clock low time (TLOW), 1.7 MHz mode TLOW 320 ns 4.5V-5.5V 9
Clock low time (TLOW), 3.4 MHz mode TLOW 160 ns 4.5V-5.5V 9
Data input setup time, 100 kHz mode TSU:DAT 250 ns Note 2 11
Data input setup time, 400 kHz mode TSU:DAT 100 ns 11
Data input setup time, 1.7 MHz mode TSU:DAT 10 ns 11
Data input setup time, 3.4 MHz mode TSU:DAT 10 ns 11
Bus free time (TBUF), 100 kHz mode TBUF 4700 ns Time the bus must be free before a new transmission can start 11
Bus free time (TBUF), 400 kHz mode TBUF 1300 ns 11
Output valid from clock (TAA), 100 kHz mode TAA 3750 ns Note 1, Note 8 11
HVC to SCL setup time (THVCSU) THVCSU 25 uS High Voltage Commands 8
SCL to HVC hold time (THVCHD) THVCHD 25 uS High Voltage Commands 8
Voltage on VDD with respect to VSS VDD -0.6 6.5 V 3
Voltage on all pins with respect to VSS -0.3 V 3
Input clamp current IIK -20 20 mA VI < 0, VI > VDD 3
Output clamp current IOK -20 20 mA VO < 0 or VO > VDD 3
Maximum input current sourced/sunk by SDA, SCL pins 2 mA 3
Maximum output current sunk by SDA output pin 25 mA 3
Maximum current out of VSS pin 50 mA 3
Maximum current into VDD pin 50 mA 3
Maximum current sourced by the VOUT pin 40 mA 3
Maximum current sunk by the VOUT pin 40 mA 3
Maximum current sunk by the VREF pin 40 µA 3
Storage temperature -65 150 °C 3
Ambient temperature with power applied -55 125 °C 3
ESD protection, HBM 6 kV HBM 3
ESD protection, MM 400 V MM 3
Maximum junction temperature TJ 150 °C 3
Specified temperature range TA -40 125 °C 13
Operating temperature range TA -40 125 °C Note 1 13
Thermal resistance, 6L-SOT-23 θJA 190 °C/W 13

CAD (KiCad official)

  • Symbol: MCP4726A3T-E
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: mcp4726a3t-e-etched.step / mcp4726a3t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp4726a3t-e.step / mcp4726a3t-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (86 pp, sha256 f89f3345410b5013, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF