main
History Download
Ray Publish 0.1.0 4cf4bba 10d ago

MCP4161-103E

Microchip Tech · Digital Potentiometers · MSOP-8

MCP4161-103E from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select input: forcing CS to VIL enables serial commands and forcing it to VIHH enables high-voltage serial commands, and the input is high-voltage tolerant up to 12.5V.
2 SCK input SPI serial clock input, a high-voltage tolerant input with Schmitt trigger that operates at up to 10 MHz in SPI modes 0,0 and 1,1.
3 SDI/SDO bidirectional Multiplexed SPI serial data input/output on the MCP41X1; it acts as SDI on input and switches to SDO for reads, and the host SDO must be protected from drive conflict; SDO is an open-drain output using the internal smart pull-up.
4 VSS power_in Device ground reference for all pins.
5 P0A passive Potentiometer 0 terminal A, connected to full-scale wiper value (0x80 for 7-bit devices, 0x100 for 8-bit); voltage must be between VSS and VDD and it may carry positive or negative current.
6 P0W passive Potentiometer 0 wiper terminal, the adjustable terminal of the digital potentiometer; voltage must be between VSS and VDD and it may carry positive or negative current.
7 P0B passive Potentiometer 0 terminal B, connected to the zero-scale wiper value (0x00); voltage must be between VSS and VDD and it may carry positive or negative current.
8 VDD power_in Positive power supply input relative to VSS; while VDD is below Vmin (2.7V) the electrical performance may not meet the data sheet specifications.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package MSOP-8
Category ADC/DAC/Data Conversion
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 2.7 5.5 V 4
Supply Voltage (serial interface only) VDD 1.8 2.7 V Serial Interface only 4
VDD start voltage to ensure wiper reset VBOR 1.65 V RAM retention voltage (VRAM) < VBOR 4
Supply current, serial interface active IDD 450 µA Serial Interface Active, VDD = 5.5V, CS = VIL, SCK @ 5 MHz, write all 0's to volatile Wiper 0 4
EE write current IDD 1 mA EE Write Current, VDD = 5.5V, CS = VIL, SCK @ 5 MHz, write all 0's to non-volatile Wiper 0 4
Supply current, serial interface inactive IDD 2.5 5 µA Serial Interface Inactive, CS = VIH, VDD = 5.5V 4
Supply current, serial interface active (decrement non-volatile wiper) IDD 0.55 1 mA Serial Interface Active, VDD = 5.5V, CS = VIHH, SCK @ 5 MHz, decrement non-volatile Wiper 0 4
Resistance RAB RAB 8 10 12 kΩ -103 devices (Note 1) 5
Resistance tolerance -20 20 % Resistance (± 20%), -103 devices 5
Wiper resistance RW 75 160 Ω VDD = 5.5 V, IW = 2.0 mA, code = 00h 5
Wiper resistance RW 75 300 Ω VDD = 2.7 V, IW = 2.0 mA, code = 00h 5
Maximum current through A, W or B IW 2.5 mA Worst case current through wiper at Full-Scale or Zero Scale 5
Full-Scale Error (10 kΩ, 8-bit) VWFSE -3.5 -0.1 LSb 10 kΩ 8-bit 3.0V ≤ VDD ≤ 5.5V 6
Zero-Scale Error (10 kΩ, 8-bit) VWZSE 0.1 3.5 LSb 10 kΩ 8-bit 3.0V ≤ VDD ≤ 5.5V 6
Potentiometer Integral Non-linearity 8-bit INL -1 0.5 1 LSb 8-bit 3.0V ≤ VDD ≤ 5.5V MCP4XX1 devices only (Note 2) 6
Potentiometer Differential Non-linearity 8-bit DNL -0.5 0.25 0.5 LSb 8-bit 3.0V ≤ VDD ≤ 5.5V MCP4XX1 devices only (Note 2) 6
Rheostat Integral Non-linearity (10 kΩ, 8-bit) R-INL -1.5 0.5 1.5 LSb 10 kΩ 8-bit 5.5V, IW = 450 µA 7
Rheostat Integral Non-linearity (10 kΩ, 8-bit) R-INL -5.5 2.5 5.5 LSb 10 kΩ 8-bit 3.0V, IW = 240 µA (Note 7) 7
Rheostat Differential Non-linearity (10 kΩ, 8-bit) R-DNL -0.5 0.25 0.5 LSb 10 kΩ 8-bit 5.5V, IW = 450 µA 8
Rheostat Differential Non-linearity (10 kΩ, 8-bit) R-DNL -1 0.25 1 LSb 10 kΩ 8-bit 3.0V (Note 7) 8
High Voltage Input Entry Voltage VIHH 8.5 12.5 V Threshold for WiperLock Technology 9
High Voltage Limit VMAX 12.5 V Pin can tolerate VMAX or less. 9
Weak Pull-up / Pull-down Current IPU 1.75 mA Internal VDD pull-up, VIHH pull-down, VDD = 5.5V, VCS = 12.5V 9
Input Leakage Current IIL -1 1 µA VIN = VDD and VIN = VSS 9
Operating Temperature Range TA -40 125 °C 14
Storage temperature -65 150 °C 3
Voltage on VDD with respect to VSS VDD -0.6 7 V 3
Voltage on CS, SCK, SDI, SDI/SDO, WP, SHDN with respect to VSS -0.6 12.5 V 3
Input clamp current IIK -20 20 mA VI < 0, VI > VDD, VI > VPP ON HV pins 3
Output clamp current IOK -20 20 mA VO < 0 or VO > VDD 3
Maximum output current sunk by any Output pin 25 mA 3
Maximum output current sourced by any Output pin 25 mA 3
Maximum current out of VSS pin 100 mA 3
Maximum current into VDD pin 100 mA 3
Maximum current into PxA, PxW and PxB pins -2.5 2.5 mA 3
Ambient temperature with power applied -40 125 °C 3
Soldering temperature of leads (10 seconds) 300 °C 3
Maximum Junction Temperature TJ 150 °C 3
Nominal Resistance Tempco ΔRAB/ΔT 50 ppm/°C TA = -20°C to +70°C 5
Nominal Resistance Tempco ΔRAB/ΔT 100 ppm/°C TA = -40°C to +85°C 5
Nominal Resistance Tempco ΔRAB/ΔT 150 ppm/°C TA = -40°C to +125°C 5
Ratiometric Tempco ΔVWB/ΔT 15 ppm/°C Code = Midscale (80h or 40h) 5
Leakage current into A, W or B IWL 100 nA MCP4XX1 PxA = PxW = PxB = VSS 5
Bandwidth -3 dB (10 kΩ, 8-bit) BW 1 MHz 10 kΩ 8-bit Code = 80h, load = 30 pF 6
Capacitance (PA) CAW 75 pF f = 1 MHz, Code = Full-Scale 8
Capacitance (PW) CW 120 pF f = 1 MHz, Code = Full-Scale 8
Capacitance (PB) CBW 75 pF f = 1 MHz, Code = Full-Scale 8
CS pull-up/pull-down current ICS 170 µA CS pin, VDD = 5.5V, VCS = 3V 9
CS pull-up/pull-down resistance RCS 16 kΩ VDD = 5.5V, VCS = 3V 9
Pin Capacitance CIN, COUT 10 pF fC = 20 MHz 9
EEPROM Programming Write Cycle Time tWC 5 10 ms 10
SCK Input Frequency FSCK 10 MHz VDD = 2.7V to 5.5V 11
SCK Input Frequency FSCK 1 MHz VDD = 1.8V to 2.7V 11
Thermal Resistance, 8L-MSOP θJA 211 °C/W 14

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin P = Plastic Dual In-line (PDIP) (300 mil), 8/14-lead SN = Plastic Small Outline (SOIC), (150 mil), 8-lead 85

CAD (KiCad official)

  • Symbol: MCP4161-103E
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: mcp4161-103e-etched.step / mcp4161-103e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp4161-103e.step / mcp4161-103e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (88 pp, sha256 485870dfa4cb7357, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF