component
MCP4152-503E
Public Made by Adomby adom
Microchip Tech Digital Potentiometers, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP4152-503E
Microchip Tech · Digital Potentiometers · SOIC-8
MCP4152-503E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | SPI chip select input; forcing CS to VIL enables serial commands and forcing it to VIHH enables high-voltage serial commands. |
| 2 | SCK | input | SPI clock input, high-voltage tolerant (up to 12.5V) with Schmitt trigger and internal weak pull-up. |
| 3 | SDI | input | SPI serial data input, connected to the host controller's SDO pin. |
| 4 | VSS | power_in | Ground reference for the device. |
| 5 | P0W | passive | Potentiometer 0 wiper terminal (adjustable terminal); no polarity relative to the other terminals, supports positive and negative current, and its voltage must be between VSS and VDD. |
| 6 | P0B | passive | Potentiometer 0 terminal B, the fixed connection to the zero-scale wiper value (0x00); no polarity, and its voltage must be between VSS and VDD. |
| 7 | SDO | output | SPI serial data out, connected to the host controller's SDI pin; allows reading the wiper registers or monitoring the command error bit. |
| 8 | VDD | power_in | Positive power supply input relative to VSS; device operates from 1.8V to 5.5V, with characteristics specified from 2.7V to 5.5V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | ADC/DAC/Data Conversion |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 2.7 | 5.5 | V | 4 | ||
| Supply Voltage (serial interface only) | VDD | 1.8 | 2.7 | V | Serial Interface only | 4 | |
| VDD Start Voltage to ensure Wiper Reset | VBOR | 1.65 | V | RAM retention voltage (VRAM) < VBOR | 4 | ||
| Delay after device exits reset state | TBORD | 10 | 20 | µs | VDD > VBOR | 4 | |
| Supply Current, serial interface active | IDD | 450 | µA | Serial Interface Active, VDD = 5.5V, CS = VIL, SCK @ 5 MHz, write all 0's to volatile Wiper 0 (address 0h) | 4 | ||
| Supply Current, serial interface inactive | IDD | 2.5 | 5 | µA | Serial Interface Inactive, CS = VIH, VDD = 5.5V | 4 | |
| Supply Current, high-voltage command active | IDD | 0.55 | 1 | mA | Serial Interface Active, VDD = 5.5V, CS = VIHH, SCK @ 5 MHz, decrement volatile Wiper 0 (address 0h) | 4 | |
| Resistance (-503, 50 kΩ) | RAB | 40 | 50 | 60 | kΩ | -503 devices (Note 1) | 5 |
| Resistance tolerance | -20 | 20 | % | RAB | 5 | ||
| Wiper Resistance | RW | 75 | 160 | Ω | VDD = 5.5 V, IW = 2.0 mA, code = 00h | 5 | |
| Wiper Resistance | RW | 75 | 300 | Ω | VDD = 2.7 V, IW = 2.0 mA, code = 00h | 5 | |
| Nominal Resistance Tempco | ΔRAB/ΔT | 50 | ppm/°C | TA = -20°C to +70°C | 5 | ||
| Nominal Resistance Tempco | ΔRAB/ΔT | 100 | ppm/°C | TA = -40°C to +85°C | 5 | ||
| Nominal Resistance Tempco | ΔRAB/ΔT | 150 | ppm/°C | TA = -40°C to +125°C | 5 | ||
| Ratiometric Tempco | ΔVWB/ΔT | 15 | ppm/°C | Code = Midscale (80h or 40h) | 5 | ||
| Resistor Terminal Input Voltage Range | VA,VW,VB | 0 | 5.5 | V | VSS to VDD; Note 5, Note 6 | 5 | |
| Maximum current through A, W or B | IW | 2.5 | mA | Note 6, worst case current through wiper when wiper is either Full-Scale or Zero Scale | 5 | ||
| Leakage current into A, W or B | IWL | 100 | nA | MCP4XX2 PxB = PxW = VSS | 5 | ||
| Rheostat INL 50kΩ 8-bit | R-INL | -1.5 | 0.5 | 1.5 | LSb | 5.5V, IW = 90 µA | 7 |
| Rheostat INL 50kΩ 8-bit | R-INL | -2 | 1 | 2 | LSb | 3.0V, IW = 48 µA (Note 7) | 7 |
| Rheostat DNL 50kΩ 8-bit | R-DNL | -0.5 | 0.25 | 0.5 | LSb | 5.5V, IW = 90 µA | 8 |
| Bandwidth -3 dB 50kΩ 8-bit | BW | 200 | kHz | Code = 80h, load = 30 pF | 6 | ||
| Capacitance (PA) | CAW | 75 | pF | f =1 MHz, Code = Full-Scale | 8 | ||
| Capacitance (PW) | CW | 120 | pF | f =1 MHz, Code = Full-Scale | 8 | ||
| Capacitance (PB) | CBW | 75 | pF | f =1 MHz, Code = Full-Scale | 8 | ||
| Schmitt Trigger High Input Threshold | VIH | 0.45 | V | 2.7V ≤ VDD ≤ 5.5V; value is 0.45 VDD | 9 | ||
| Schmitt Trigger High Input Threshold | VIH | 0.5 | V | 1.8V ≤ VDD ≤ 2.7V; value is 0.5 VDD | 9 | ||
| Schmitt Trigger Low Input Threshold | VIL | 0.2 | V | value is 0.2VDD | 9 | ||
| High Voltage Limit | VMAX | 12.5 | V | Pin can tolerate VMAX or less | 9 | ||
| Output Low Voltage (SDO) | VOL | 0 | 0.3 | V | IOL = 5 mA, VDD = 5.5V; max is 0.3VDD | 9 | |
| Output High Voltage (SDO) | VOH | 0.7 | 1 | V | IOH = -2.5 mA, VDD = 5.5V; min 0.7VDD, max VDD | 9 | |
| Weak Pull-up current | IPU | 1.75 | mA | Internal VDD pull-up, VIHH pull-down, VDD = 5.5V, VCS = 12.5V | 9 | ||
| CS Pull-up/Pull-down Resistance | RCS | 16 | kΩ | VDD = 5.5V, VCS = 3V | 9 | ||
| Input Leakage Current | IIL | -1 | 1 | µA | VIN = VDD and VIN = VSS | 9 | |
| Pin Capacitance | CIN, COUT | 10 | pF | fC = 20 MHz | 9 | ||
| Power Supply Sensitivity | PSS | 0.0015 | 0.0035 | %/% | 8-bit VDD = 2.7V to 5.5V, VA = 2.7V, Code = 80h | 10 | |
| SCK Input Frequency | FSCK | 10 | MHz | VDD = 2.7V to 5.5V | 11 | ||
| SCK Input Frequency | FSCK | 1 | MHz | VDD = 1.8V to 2.7V | 11 | ||
| SCK input high time | TscH | 45 | ns | VDD = 2.7V to 5.5V | 11 | ||
| SCK input low time | TscL | 45 | ns | VDD = 2.7V to 5.5V | 11 | ||
| SDO data output valid after SCK↓ | TscL2DOV | 70 | ns | VDD = 2.7V to 5.5V | 11 | ||
| Setup time SDI to SCK↑ | TDIV2scH | 10 | ns | 11 | |||
| Hold time SDI from SCK↑ | TscH2DIL | 20 | ns | 11 | |||
| Voltage on VDD with respect to VSS | VDD | -0.6 | 7 | V | 3 | ||
| Voltage on CS, SCK, SDI, SHDN with respect to VSS | -0.6 | 12.5 | V | 3 | |||
| Maximum current into PxA, PxW, PxB pins | -2.5 | 2.5 | mA | 3 | |||
| Storage temperature | -65 | 150 | °C | 3 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| Operating Temperature Range | TA | -40 | 125 | °C | 14 | ||
| Thermal Resistance, 8L-SOIC | θJA | 149.5 | °C/W | 14 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | P = Plastic Dual In-line (PDIP) (300 mil), 8/14-lead SN = Plastic Small Outline (SOIC), (150 mil), 8-lead | 85 |
CAD (KiCad official)
- Symbol:
MCP4152-503E - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mcp4152-503e-etched.step/mcp4152-503e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp4152-503e.step/mcp4152-503e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (88 pp, sha256
6c60b083b2ef0a92, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).