Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MCP4131-104E

Microchip Tech · Digital Potentiometers · SOIC-8

MCP4131-104E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input SPI chip select input, high-voltage tolerant up to 12.5 V (VDD ≥ 4.5 V); forcing to VIL enables normal serial commands, forcing to VIHH enables high-voltage serial commands; internal smart pull-up holds pin at VIH when undriven.
2 SCK input SPI serial clock input, high-voltage tolerant; supports up to 10 MHz for VDD = 2.7 V to 5.5 V and up to 1 MHz for VDD = 1.8 V to 2.7 V; data is latched on the rising edge (Modes 0,0 and 1,1).
3 SDI/SDO bidirectional Multiplexed SPI serial data input/output (MCP41X1 only); operates as SDI (high-voltage tolerant input) during write/increment/decrement commands and switches to open-drain SDO output with internal pull-up after address/command bits are received during a read command; maximum read clock 250 kHz without external pull-up.
4 VSS power_in Device ground reference; maximum current out of VSS pin is 100 mA.
5 P0A passive Potentiometer 0 Terminal A; fixed full-scale end of the 100 kΩ (±20 %) resistor network corresponding to wiper code 0x80 (7-bit full-scale); voltage must be within VSS to VDD, maximum current ±2.5 mA; disconnectable via TCON register R0A bit.
6 P0W passive Potentiometer 0 Wiper terminal; adjustable tap of the 100 kΩ resistor network with 75 Ω typical wiper resistance (160 Ω max at VDD = 5.5 V, IW = 2.0 mA); voltage must be within VSS to VDD, maximum current ±2.5 mA; disconnectable via TCON register R0W bit.
7 P0B passive Potentiometer 0 Terminal B; fixed zero-scale end of the 100 kΩ resistor network corresponding to wiper code 0x00; voltage must be within VSS to VDD, maximum current ±2.5 mA; disconnectable via TCON register R0B bit.
8 VDD power_in Positive power supply input; specified operating range 2.7 V to 5.5 V (analog characteristics), 1.8 V to 2.7 V for serial interface only; maximum current into VDD pin is 100 mA.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Data Acquisition
Pins 8

CAD (KiCad official)

  • Symbol: MCP4131-104E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp4131-104e-etched.step / mcp4131-104e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp4131-104e.step / mcp4131-104e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (88 pp, sha256 6c60b083b2ef0a92, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF