Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MCP41050-I

Microchip Tech · Digital Potentiometers · SOIC-8

MCP41050-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select (CS) SPI input pin with Schmitt Trigger input used to enable command execution after the 16-bit shift register is loaded.
2 SCK input Serial clock (SCK) SPI input pin with Schmitt Trigger input that clocks data into SI on rising edge and out SO on falling edge; operation gated to CS pin.
3 SI input Serial data input (SI) SPI pin with Schmitt Trigger input for clocking command and data bytes into the 16-bit shift register; operation gated to CS pin.
4 VSS power_in Ground (0V) reference voltage for analog and digital circuits.
5 PA0 passive Potentiometer 0 terminal A with voltage range 0V to VDD and no polarity restrictions relative to terminals B and W.
6 PW0 passive Potentiometer 0 wiper terminal with voltage range 0V to VDD and wiper resistance 125-175Ω at VDD = 5.5V, IW = 1mA, code 00h.
7 PB0 passive Potentiometer 0 terminal B with voltage range 0V to VDD and no polarity restrictions relative to terminals A and W.
8 VDD power_in Positive power supply voltage with operating range 2.7V to 5.5V.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Data Acquisition
Pins 8

CAD (KiCad official)

  • Symbol: MCP41050-I
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp41050-i-etched.step / mcp41050-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp41050-i.step / mcp41050-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (32 pp, sha256 6bee8156c8b9f1f6, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF