main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers mcp4011t-103e: viewers · Ray 9d ago
mcp4011t-103e-etched.glb Publish 0.1.0 · Ray 9d ago
mcp4011t-103e-etched.step mcp4011t-103e: factory component page (tier=mfr) · Ray 9d ago
mcp4011t-103e-hero.glb mcp4011t-103e: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
mcp4011t-103e-hero.overlay.json Publish 0.1.0 · Ray 9d ago
mcp4011t-103e.glb Publish 0.1.0 · Ray 9d ago
mcp4011t-103e.kicad_mod Publish 0.1.0 · Ray 9d ago
mcp4011t-103e.kicad_sym Publish 0.1.0 · Ray 9d ago
mcp4011t-103e.lbr Publish 0.1.0 · Ray 9d ago
mcp4011t-103e.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

MCP4011T-103E

Microchip Tech · Digital Potentiometers · SOIC-8

MCP4011T-103E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive power supply input, which can range from 1.8V to 5.5V relative to VSS, and a decoupling capacitor on VDD to VSS is recommended for maximum performance.
2 VSS power_in Ground reference for the device.
3 A passive Potentiometer terminal A, the fixed connection to the 0x3F end of the resistor string; its voltage must be between VSS and VDD, and it can support both positive and negative current.
4 W passive Potentiometer wiper terminal, the adjustable tap of the digital potentiometer; its voltage must be between VSS and VDD, and it can support both positive and negative current.
5 CS input Chip select input (TTL compatible); driving it to VIL enables serial commands and driving it to VIHH enables high-voltage serial commands, and it has an internal pull-up.
6 B passive Potentiometer terminal B, the fixed connection to the 0x00 end of the resistor string; its voltage must be between VSS and VDD, and it can support both positive and negative current.
7 NC unconnected No connection.
8 U/D input Increment/decrement input (TTL compatible) that moves the wiper one step toward terminal A on an increment and toward terminal B on a decrement.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category ADC/DAC/Data Conversion
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Voltage Range VDD 2.7 5.5 V 2
CS Input Voltage VCS 12.5 V The CS pin will be at one of three input levels (VIL, VIH or VIHH). (Note 6) 2
Supply Current, serial interface inactive IDD 0.3 1 µA Serial Interface Inactive (CS = VIH, U/D = VIH) 2
Resistance (-103 device, 10 k) RAB 8 10 12 k -103 devices (Note 1) 2
Resistance tolerance (±20%) RAB -20 20 % Resistance (±20%), -103 device 2
Wiper Resistance RW 70 125 Ω 5.5V (Note 3, Note 4) 3
Wiper Resistance RW 70 325 Ω 2.7V (Note 3, Note 4) 3
Full-Scale Error (MCP4011/13 only) VWFSE -0.5 -0.1 0.5 LSb Code 3Fh, 2.7V ≤ VDD ≤ 5.5V 3
Zero-Scale Error (MCP4011/13 only) VWZSE -0.5 0.1 0.5 LSb Code 00h, 2.7V ≤ VDD ≤ 5.5V 3
Current through A, W or B IW 2.5 mA Note 6 3
Potentiometer Integral Nonlinearity (MCP4011/13 only) INL -0.5 0.25 0.5 LSb MCP4011/13 only (Note 2) 4
Potentiometer Differential Nonlinearity (MCP4011/13 only) DNL -0.5 0.25 0.5 LSb MCP4011/13 only (Note 2) 4
Rheostat Integral Nonlinearity, MCP4011, -103 devices (10 k) R-INL -0.5 0.25 0.5 LSb -103 devices (10 k), MCP4011 (Note 4, Note 9) 4
Rheostat Differential Nonlinearity, MCP4011, -103 devices (10 k) R-DNL -0.5 0.25 0.5 LSb -103 devices (10 k), MCP4011 (Note 4, Note 9) 4
Power Supply Sensitivity (MCP4011 and MCP4013 only) PSS 0.0015 0.0035 %/% VDD = 4.5V to 5.5V, VA = 4.5V, Code = 1Fh 5
Input Leakage Current IIL -1 1 µA VIN = VDD 5
High-Voltage Input Entry Voltage (WiperLock threshold) VIHH 8.5 12.5 V +7°C to +125°C 5
High-Voltage Input Entry Voltage (WiperLock threshold) VIHH 9 12.5 V -40°C to +125°C 5
CS Low Time tCSLO 5 µs 6
CS High Time tCSHI 500 ns 2.7V ≤ VDD ≤ 5.5V 6
U/D to CS Hold Time tLUC 500 ns 2.7V ≤ VDD ≤ 5.5V 6
U/D to CS Hold Time tLUC 750 ns 1.8V ≤ VDD < 2.7V 6
CS to U/D Low Setup Time tLCUF 500 ns 6
CS to U/D High Setup Time tLCUR 3 µs 6
U/D High Time tHI 500 ns 6
U/D Low Time tLO 500 ns 6
Up/Down Toggle Frequency fUD 1 MHz 6
Wiper Settling Time (2.1 k) tS 0.5 µs 2.1 k CL = 100 pF 6
Wiper Settling Time (5 k) tS 1 µs 5 k CL = 100 pF 6
Wiper Settling Time (10 k) tS 2 µs 10 k CL = 100 pF 6
Wiper Settling Time (50 k) tS 5 µs 50 k CL = 100 pF 6
HV U/D to CS Hold Time tHUC 1.5 µs 8
HV CS to U/D Low Setup Time tHCUF 8 µs 8
HV CS to U/D High Setup Time tHCUR 4.5 µs 8
Absolute Max: VDD VDD 6.5 V 2
Absolute Max: CS and U/D inputs w.r.t VSS -0.3 12.5 V w.r.t VSS 2
Absolute Max: A, B and W terminals w.r.t VSS (upper limit printed as VDD + 0.3V) -0.3 V w.r.t VSS 2
Absolute Max: Current at Input Pins -10 10 mA 2
Absolute Max: Current at Supply Pins -10 10 mA 2
Absolute Max: Current at Potentiometer Pins -2.5 2.5 mA 2
Absolute Max: Storage temperature -65 150 °C 2
Absolute Max: Ambient temp. with power applied -55 125 °C 2
Absolute Max: ESD protection, all pins (HBM) 4 kV HBM 2
Absolute Max: ESD protection, all pins (MM) 400 V MM 2
Absolute Max: Maximum Junction Temperature TJ 150 °C 2
Specified Temperature Range TA -40 125 °C 10
Operating Temperature Range TA -40 125 °C 10
Nominal Resistance Tempco R/T 50 ppm/°C TA = -20°C to +70°C 3
Nominal Resistance Tempco R/T 100 ppm/°C TA = -40°C to +85°C 3
Nominal Resistance Tempco R/T 150 ppm/°C TA = -40°C to +125°C 3
Ratiometric Tempco VWA/T 10 ppm/°C MCP4011 and MCP4013 only, code = 1Fh 3
Thermal Resistance, 8L-SOIC JA 163 °C/W 10

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 61

CAD (KiCad official)

  • Symbol: MCP4011T-103E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp4011t-103e-etched.step / mcp4011t-103e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp4011t-103e.step / mcp4011t-103e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (70 pp, sha256 35f77d044fe80869, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF