component

MCP3911A0T-E

Public Made by Adom

by adom

Microchip Tech Analog Front End (AFE), SSOP-20-208mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentdata acquisitionmcp3911a0t-efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MCP3911A0T-E

Microchip Tech · Analog Front End (AFE) · SSOP-20-208mil

MCP3911A0T-E from Microchip Tech, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET input Active-low master reset input; places chip in reset state when driven low and clears all internal registers to default values.
2 DVDD power_in Digital power supply pin for internal digital circuitry; requires 2.7V to 3.6V with bypass capacitors.
3 AVDD power_in Analog power supply pin for internal analog circuitry; requires 2.7V to 3.6V with bypass capacitors.
4 CH0+ input Noninverting analog input for Channel 0 ADC; accepts ±1V maximum without distortion relative to AGND in normal operation.
5 CH0- input Inverting analog input for Channel 0 ADC; accepts ±1V maximum without distortion relative to AGND in normal operation.
6 CH1- input Inverting analog input for Channel 1 ADC; accepts ±1V maximum without distortion relative to AGND in normal operation.
7 CH1+ input Noninverting analog input for Channel 1 ADC; accepts ±1V maximum without distortion relative to AGND in normal operation.
8 AGND power_in Analog ground connection for return path of internal analog circuitry; must be connected to DGND at a star point for optimal accuracy.
9 REFIN+/OUT bidirectional Noninverting voltage reference input and internal reference output pin; outputs 1.2V internal reference when VREFEXT=0 or accepts external differential reference when VREFEXT=1.
10 REFIN- input Inverting voltage reference input pin; connects to AGND for internal reference operation or to external VREF- for differential external reference.
11 DGND power_in Digital ground connection for return path of internal digital circuitry; must be connected to AGND at a star point for optimal noise performance.
12 MDAT1 output Modulator data output pin for Channel 1; outputs modulator bit stream at AMCLK rate when MODOUT[1] bit is enabled in STATUSCOM register.
13 MDAT0 output Modulator data output pin for Channel 0; outputs modulator bit stream at AMCLK rate when MODOUT[0] bit is enabled in STATUSCOM register.
14 DR output Data ready output pin; outputs active-low pulse with period equal to DRCLK and width equal to one DMCLK period to signal new ADC conversion ready.
15 OSC1/CLKI input Oscillator crystal connection or external clock input pin; accepts 1-20 MHz crystal oscillator or external clock depending on CLKEXT bit setting.
16 OSC2 passive Oscillator crystal connection pin; connects to load capacitor for crystal oscillator operation or grounded when CLKEXT=1 for external clock mode.
17 CS input Serial interface chip select pin; active-low input that enables SPI communication when pulled low; rising edge terminates communication.
18 SCK input Serial interface clock input pin; provides clock for SPI communication with maximum frequency of 20 MHz; compatible with SPI Modes 0,0 and 1,1.
19 SDO output Serial interface data output pin; outputs ADC conversion data and register values on falling edge of SCK during SPI read operations.
20 SDI input Serial interface data input pin; accepts command bytes and configuration data on rising edge of SCK during SPI write operations.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SSOP-20-208mil
Category Data Acquisition
Pins 20

CAD (KiCad official)

  • Symbol: MCP3911A0T-E
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: mcp3911a0t-e-etched.step / mcp3911a0t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp3911a0t-e.step / mcp3911a0t-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (74 pp, sha256 6aa4f0fb7c0af6d5, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF