component
MCP2561-H
Public Made by Adomby adom
Microchip Tech CAN ICs, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP2561-H
Microchip Tech · CAN ICs · PDIP-8
MCP2561-H from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TXD | input | Transmit Data Input from the CAN controller; low drives the bus Dominant, high Recessive, with an internal ~33 kΩ pull-up to VDD (MCP2561). |
| 2 | VSS | power_in | Ground supply pin. |
| 3 | VDD | power_in | Positive supply voltage pin supplying the transmitter and receiver, including the wake-up receiver. |
| 4 | RXD | output | Receive Data Output, CMOS-compatible, high when the CAN bus is Recessive and low when Dominant, supplied by VDD in the MCP2561. |
| 5 | SPLIT | output | Common mode stabilization reference voltage output (VDD/2), active only in Normal mode and floating in Standby mode or when VDD is off (MCP2561 only). |
| 6 | CANL | bidirectional | CAN Low-Level Voltage I/O that drives the low side of the differential bus, tied to the receive comparator and disconnected from the bus when unpowered. |
| 7 | CANH | bidirectional | CAN High-Level Voltage I/O that drives the high side of the differential bus, tied to the receive comparator and disconnected from the bus when unpowered. |
| 8 | STBY | input | Standby Mode Input selecting Normal (low) or Standby (high) mode, with an internal MOS pull-up to VDD of typically 660 kΩ at 5V, 1.1 MΩ at 3.3V and 4.4 MΩ at 1.8V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Communication Interface Chip/UART/485/232 |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage VDD | VDD | 7 | V | 8 | |||
| Supply voltage VIO | VIO | 7 | V | 8 | |||
| DC voltage at TXD, RXD, STBY and VSS | -0.3 | V | -0.3V to VIO + 0.3V | 8 | |||
| DC voltage at CANH, CANL and SPLIT | -58 | 58 | V | 8 | |||
| Transient voltage on CANH, CANL | -150 | 100 | V | ISO-7637 (Figure 2-5) | 8 | ||
| Storage temperature | -55 | 150 | °C | 8 | |||
| Operating ambient temperature | -40 | 150 | °C | 8 | |||
| Virtual junction temperature | TVJ | -40 | 190 | °C | IEC60747-1 | 8 | |
| Soldering temperature of leads | 300 | °C | 10 seconds | 8 | |||
| ESD protection on CANH and CANL, MCP2561 | -14 | 14 | kV | IEC 61000-4-2 | 8 | ||
| ESD protection on CANH and CANL pins | -8 | 8 | kV | IEC 801; Human Body Model | 8 | ||
| VDD voltage range | VDD | 4.5 | 5.5 | V | 9 | ||
| Supply current, recessive | IDD | 5 | 10 | mA | Recessive; VTXD = VDD | 9 | |
| Supply current, dominant | IDD | 45 | 70 | mA | Dominant; VTXD = 0V | 9 | |
| Standby current | IDDS | 5 | 15 | µA | MCP2561 | 9 | |
| High level of the POR comparator | VPORH | 3.8 | 4.3 | V | 9 | ||
| Low level of the POR comparator | VPORL | 3.4 | 4 | V | 9 | ||
| Hysteresis of POR comparator | VPORD | 0.3 | 0.8 | V | 9 | ||
| CANH, CANL recessive bus output voltage | VO(R) | 2 | 3 | V | VTXD = VDD; No load (typ 0.5VDD) | 9 | |
| CANH, CANL bus output voltage in standby | VO(S) | -0.1 | 0 | 0.1 | V | STBY = VTXD = VDD; No load | 9 |
| Recessive output current | IO(R) | -5 | 5 | mA | -24V < VCAN < +24V | 9 | |
| CANH dominant output voltage | VO(D) | 2.75 | 3.5 | 4.5 | V | TXD = 0; RL = 50 to 65 | 9 |
| CANL dominant output voltage | VO(D) | 0.5 | 1.5 | 2.25 | V | RL = 50 to 65 | 9 |
| Symmetry of dominant output voltage (VDD, VCANH, VCANL) | VO(D)(M) | -400 | 0 | 400 | mV | VTXD = VSS (Note 1) | 9 |
| Dominant differential output voltage | VO(DIFF) | 1.5 | 2 | 3 | V | VTXD = VSS; RL = 50 to 65; Figure 2-2, Figure 2-4 | 9 |
| Recessive differential output voltage | VO(DIFF) | -120 | 0 | 12 | mV | VTXD = VDD; Figure 2-2, Figure 2-4 | 9 |
| Recessive differential output voltage, no load | VO(DIFF) | -500 | 0 | 50 | mV | VTXD = VDD, no load. Figure 2-2, Figure 2-4 | 9 |
| CANH short circuit output current | IO(SC) | -120 | -85 | mA | VTXD = VSS; VCANH = 0V; CANL: floating | 10 | |
| CANH short circuit output current, 5V 25°C | IO(SC) | -100 | mA | same as above, but VDD=5V, TAMB = +25°C (Note 1) | 10 | ||
| CANL short circuit output current | IO(SC) | 75 | 120 | mA | VTXD = VSS; VCANL = 18V; CANH: floating | 10 | |
| CANL short circuit output current, 5V 25°C | IO(SC) | 100 | mA | same as above, but VDD=5V, TAMB = +25°C (Note 1) | 10 | ||
| Recessive differential input voltage, normal mode | VDIFF(R)(I) | -1 | 0.5 | V | Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3) | 10 | |
| Recessive differential input voltage, standby mode | VDIFF(R)(I) | -1 | 0.4 | V | Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3) | 10 | |
| Dominant differential input voltage, normal mode | VDIFF(D)(I) | 0.9 | V | Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3); max VDD | 10 | ||
| Dominant differential input voltage, standby mode | VDIFF(D)(I) | 1 | V | Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3); max VDD | 10 | ||
| Differential receiver threshold, normal mode | VTH(DIFF) | 0.5 | 0.7 | 0.9 | V | Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3) | 10 |
| Differential receiver threshold, standby mode | VTH(DIFF) | 0.4 | 1.15 | V | Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3) | 10 | |
| Differential input hysteresis | VHYS(DIFF) | 50 | 200 | mV | Normal mode, see Figure 2-6, (Note 1) | 10 | |
| Common mode input resistance | RIN | 10 | 30 | kΩ | (Note 1) | 10 | |
| Common mode resistance matching | RIN(M) | -1 | 0 | 1 | % | VCANH = VCANL, (Note 1) | 10 |
| Differential input resistance | RIN(DIFF) | 10 | 100 | kΩ | (Note 1) | 10 | |
| Common mode input capacitance | CIN(CM) | 20 | pF | VTXD = VDD; (Note 1) | 10 | ||
| Differential input capacitance | CIN(DIFF) | 10 | pF | VTXD = VDD; (Note 1) | 10 | ||
| CANH, CANL input leakage | ILI | -5 | 5 | µA | VDD = VTXD = VSTBY = 0V. VCANH = VCANL = 5 V. | 10 | |
| SPLIT leakage current | IL | -5 | 5 | µA | Standby mode; VSPLIT = -24V to + 24V (ISO 11898: -12V ~ +12V) | 11 | |
| High-level input current | IIH | -1 | 1 | µA | 11 | ||
| TXD low-level input current | IIL(TXD) | -270 | -150 | -30 | µA | 11 | |
| STBY low-level input current | IIL(STBY) | -30 | -1 | µA | 11 | ||
| RXD low-level output voltage | VOL | 0.4 | V | IOL = 4 mA; typical 8 mA | 11 | ||
| Shutdown junction temperature | TJ(SD) | 165 | 175 | 185 | °C | -12V < V(CANH, CANL) < +12V, (Note 1) | 11 |
| Shutdown temperature hysteresis | TJ(HYST) | 20 | 30 | °C | -12V < V(CANH, CANL) < +12V, (Note 1) | 11 | |
| Delay TXD low to bus dominant | tTXD-BUSON | 70 | ns | 13 | |||
| Delay TXD high to bus recessive | tTXD-BUSOFF | 125 | ns | 13 | |||
| Delay bus dominant to RXD | tBUSON-RXD | 70 | ns | 13 | |||
| Delay bus recessive to RXD | tBUSOFF-RXD | 110 | ns | 13 | |||
| Propagation delay TXD to RXD, negative edge | tTXD-RXD | 125 | ns | Negative edge on TXD | 13 | ||
| Propagation delay TXD to RXD, positive edge | tTXD-RXD | 235 | ns | Positive edge on TXD | 13 | ||
| Delay bus dominant to RXD (standby mode) | tFLTR(WAKE) | 0.5 | 1 | 4 | µs | Standby mode | 13 |
| Delay standby to normal mode | tWAKE | 5 | 25 | 40 | µs | Negative edge on STBY | 13 |
| Thermal resistance, 8L-PDIP | θJA | 89.3 | °C/W | 16 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | P = Plastic Dual In-Line - 300 mil Body, 8-lead SN = Plastic Small Outline - Narrow, 3.90 mm Body, | 27 |
CAD (KiCad official)
- Symbol:
MCP2561-H - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
mcp2561-h-etched.step/mcp2561-h-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp2561-h.step/mcp2561-h.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (30 pp, sha256
c36b24e45446d8a1, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).