Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MCP2542FD-E

Microchip Tech · CAN ICs · SOIC-8

MCP2542FD-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input Transmit data input: low drives CANH and CANL dominant, high leaves them recessive, with an internal pull-up of nominal 33 kΩ to VIO in this variant.
2 VSS power_in Ground supply pin.
3 VDD power_in Positive supply voltage pin that supplies the transmitter and receiver, including the wake-up receiver.
4 RXD output CMOS-compatible receive data output that is high when the bus is recessive and low when dominant, driven to VIO in this variant.
5 VIO power_in Supply for the digital I/O pins (TXD, RXD, STBY), allowing direct interface with 1.8V to 5V I/O.
6 CANL bidirectional CAN low-level bus pin that drives the low side of the CAN differential bus and disconnects from the bus when the device is unpowered.
7 CANH bidirectional CAN high-level bus pin that drives the high side of the CAN differential bus and disconnects from the bus when the device is unpowered.
8 STBY input Standby mode input that selects Normal or Standby mode, with an internal MOS pull-up to VIO whose typical value is 660 kΩ at 5V.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range, VDD pin VDD 4.5 5.5 V 13
Digital supply voltage range, VIO pin VIO 1.7 5.5 V 13
Specified temperature range, Extended (E) TA -40 125 C Extended (E) grade 23
Operating temperature range TA -40 150 C 23
VDD supply voltage VDD 7 V 12
VIO supply voltage VIO 7 V 12
DC voltage at TXD, RXD, STBY and VSS -0.3 V Upper limit printed as VIO + 0.3 V 12
DC voltage at CANH and CANL -58 58 V 12
Transient voltage on CANH and CANL (ISO-7637) -150 100 V Figure 2-5 12
Differential bus input voltage VDIFF(I) VDIFF(I) -5 10 V t = 60 days, continuous 12
Storage temperature -55 150 °C 12
Virtual junction temperature TVJ -40 190 °C IEC 60747-1 12
ESD protection on CANH and CANL pins -13 13 kV IEC 61000-4-2 12
Supply current IDD, recessive IDD 2.5 5 mA Recessive, VTXD = VDD 13
Supply current IDD, dominant IDD 55 70 mA Dominant, VTXD = 0V 13
Standby current IDDS IDDS 4 16 µA MCP2542FD and MCP2542WFD, includes IIO 13
Maximum supply current IDDMAX 95 140 mA Fault condition: VTXD = VSS, VCANH = VCANL = -5V to +18V (Note 1) 13
High level of POR comparator for VDD VPORH 3 3.95 V Note 1: characterized, not 100% tested 13
Low level of POR comparator for VDD VPORL 1 2 3.2 V Note 1: characterized, not 100% tested 13
Hysteresis of POR comparator for VDD VPORD 0.2 0.9 2 V Note 1: characterized, not 100% tested 13
High level of UV comparator for VDD VUVH 4 4.25 4.4 V 13
Low level of UV comparator for VDD VUVL 3.6 3.8 4 V 13
High level of POR comparator for VIO VPORH_VIO 0.8 1.2 1.7 V 13
CANH; CANL recessive bus output voltage VO(R) 2 3 V VTXD = VDD, no load 13
CANH; CANL bus output voltage in standby VO(S) -0.1 0 0.1 V STBY = VTXD = VDD, no load 14
Recessive output current IO(R) -5 5 mA -24V < VCAN < +24V 14
CANH dominant output voltage VO(D) 2.75 3.5 4.5 V TXD = 0, RL = 50 to 65 14
CANL dominant output voltage VO(D) 0.5 1.5 2.25 V RL = 50 to 65 14
Driver symmetry (VCANH + VCANL)/VDD VSYM 0.9 1 1.1 V 1 MHz square wave, Recessive and Dominant states, and transition (Note 1) 14
Dominant differential output voltage VO(DIFF)(D) 1.5 2 3 V VTXD = VSS, RL = 50 to 65 (Note 1) 14
Dominant differential output voltage VO(DIFF)(D) 1.4 2 3.3 V VTXD = VSS, RL = 45 to 70 (Note 1) 14
Dominant differential output voltage VO(DIFF)(D) 1.3 2 3.3 V VTXD = VSS, RL = 40 to 75 14
Dominant differential output voltage VO(DIFF)(D) 1.5 5 V VTXD = VSS, RL = 2240 14
Recessive differential output voltage, normal VO(DIFF)(R) -500 0 50 mV VTXD = VDD, no load, normal 14
Recessive differential output voltage, standby VO(DIFF)(S) -200 0 200 mV VTXD = VDD, no load, standby 15
CANH short-circuit output current IO(SC) -115 -85 mA VTXD = VSS, VCANH = -3V, CANL: floating 14
CANL short-circuit output current IO(SC) 75 115 mA VTXD = VSS, VCANL = +18V, CANH: floating 14
Recessive differential input voltage, normal mode VDIFF(R)(I) -4 0.5 V Normal mode, -12V < V(CANH, CANL) < +12V 14
Recessive differential input voltage, standby mode VDIFF(R)(I) -4 0.4 V Standby mode, -12V < V(CANH, CANL) < +12V 14
Dominant differential input voltage, normal mode VDIFF(D)(I) 0.9 9 V Normal mode, -12V < V(CANH, CANL) < +12V 15
Dominant differential input voltage, standby mode VDIFF(D)(I) 1.1 9 V Standby mode, -12V < V(CANH, CANL) < +12V 15
Differential receiver threshold, normal mode VTH(DIFF) 0.5 0.7 0.9 V Normal mode, -12V < V(CANH, CANL) < +12V 15
Differential receiver threshold, standby mode VTH(DIFF) 0.4 0.7 0.9 V Standby mode, -12V < V(CANH, CANL) < +12V 15
Differential input hysteresis VHYS(DIFF) 30 200 mV Normal mode, see Figure 2-6 (Note 1) 15
Differential input resistance RDIFF 12 25 100 k Note 1 15
CANH, CANL input leakage current ILI -5 5 µA VDD = VTXD = VSTBY = 0V, for MCP2542FD and MCP2542WFD, VIO = 0V, VCANH = VCANL = 5 V 15
High-level input current IIH -1 1 µA 15
TXD low-level input current IIL(TXD) -270 -150 -30 µA 15
STBY low-level input current IIL(STBY) -30 -1 µA 15
Low-level output voltage (RXD) VOL 0.4 V IOL = 4 mA 16
Shutdown junction temperature TJ(SD) 165 175 185 °C -12V < V(CANH, CANL) < +12V (Note 1) 16
Shutdown temperature hysteresis TJ(HYST) 15 30 °C -12V < V(CANH, CANL) < +12V (Note 1) 16
Propagation delay TXD to RXD (worst case of tLOOP(R) and tLOOP(F)) tTXD-RXD 90 120 ns Figure 2-10 18
Propagation delay, rising edge tLOOP(R) 90 120 ns 18
Propagation delay, falling edge tLOOP(F) 80 120 ns 18
Delay TXD low to bus dominant tTXD-BUSON 50 85 ns Note 1 (characterized, not 100% tested) 17
Delay TXD high to bus recessive tTXD-BUSOFF 40 85 ns Note 1 (characterized, not 100% tested) 17
Delay bus dominant to RXD tBUSON-RXD 70 85 ns Note 1 (characterized, not 100% tested) 17
Delay bus recessive to RXD tBUSOFF-RXD 110 145 ns Note 1 (characterized, not 100% tested) 17
Thermal resistance, junction-to-ambient, 8-lead SOIC JA 149.5 C/W 23

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 32

CAD (KiCad official)

  • Symbol: MCP2542FD-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp2542fd-e-etched.step / mcp2542fd-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp2542fd-e.step / mcp2542fd-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (44 pp, sha256 484a6f42b22dcf87, retrieved 2026-11-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF