component

MCP25050-I

Public Made by Adom

by adom

Microchip Tech CAN ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcommunication interface chip-uart-485-232mcp25050-ifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MCP25050-I

Microchip Tech · CAN ICs · SOIC-14

MCP25050-I from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GP0/AN0 bidirectional Bidirectional I/O pin with TTL input buffer that can also serve as analog input channel AN0 on the MCP2505X devices.
2 GP1/AN1 bidirectional Bidirectional I/O pin with TTL input buffer that can also serve as analog input channel AN1 on the MCP2505X devices.
3 GP2/AN2/PWM1 bidirectional Bidirectional I/O pin with TTL input buffer that can also serve as analog input AN2 or PWM output 1.
4 GP3/AN3/PWM2 bidirectional Bidirectional I/O pin with TTL input buffer that can also serve as analog input AN3 or PWM output 2.
5 GP4/VREF- bidirectional Bidirectional I/O pin with TTL input buffer that serves as external VREF- and as the programming data pin in ICSP mode.
6 GP5/VREF+ bidirectional Bidirectional I/O pin with TTL input buffer that serves as external VREF+ input and as the programming clock pin in ICSP mode.
7 VSS power_in Ground reference pin for the device.
8 OSC1/CLKIN input External oscillator input and external clock input.
9 OSC2 output External oscillator output.
10 GP6/CLKOUT bidirectional Bidirectional I/O pin with TTL input buffer that can also serve as the CLKOUT output.
11 GP7/RST/VPP input TTL input pin that serves as the external Reset input and as the programming voltage (VPP) input.
12 RXCAN input CAN data receive input, not connected for 1-wire operation.
13 TXCAN/TXRXCAN output CAN data transmit output, which serves as the combined CAN TX and RX line for 1-wire operation on MCP250X5 devices.
14 VDD power_in Positive power supply pin; the device operates from 2.7V to 5.5V as stated on page 1.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-14
Category Communication Interface Chip/UART/485/232
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Ambient temperature under bias -55 125 °C 53
Storage temperature -65 150 °C 53
Voltage on any pin with respect to Vss (except VDD and RST) -0.3 V max printed as VDD + 0.6V 53
VDD VDD 0 7 V 53
Voltage on RST with respect to Vss 0 14 V 53
Total power dissipation 1 W Note 1 53
Maximum source current out of VSS pin 300 mA 53
Input clamp current Iik -20 20 mA Vi < 0 or Vi > VDD 53
Output clamp current Iok -20 20 mA VO < 0 or VO > VDD 53
Maximum current sunk by any I/O pin 25 mA 53
Maximum current sourced by any input pin 25 mA 53
Soldering temperature of leads (10 seconds) 300 °C 10 seconds 53
ESD protection on all pins 3.5 kV 53
VDD Supply Voltage VDD 2.7 5.5 V XT and LP OSC Configuration 54
VDD Supply Voltage VDD 4.5 5.5 V HS OSC Configuration (Note 2) 54
VDD Rise Rate to ensure internal Power-on Reset signal SVDD 0.05 V/ms (Note 3) 54
High-level input voltage GPIO pins VIH 2 V GPIO pins; max printed as VDD+0.3 V 54
Low-level input voltage GPIO pins VIL -0.3 V GPIO pins; max printed as 0.5VDD 54
Low-level output voltage TXCAN, GPIO pins VOL 0.6 V IOL = 8.5 mA, VDD = 4.5V 54
Input leakage current All I/O except OSC1, GP7 ILI -1 1 µA 54
Input leakage current OSC1, GP7 pin ILI -5 5 µA 54
Internal Capacitance (all inputs and outputs, except GP7) CINT 7 pF TAMB = 25°C, fC = 1.0 MHz, VDD = 5.0V (Note 3) 54
Internal Capacitance GP7 CINT 15 pF 54
Operating Current IDD 20 mA XT OSC VDD = 5.5V; FOSC = 25 MHz 54
Standby Current (CAN Sleep Mode) IDDS 30 µA Inputs tied to VDD or VSS 54
FOSC CLKIN Frequency FOSC 4 MHz XT osc mode 55
FOSC CLKIN Frequency FOSC 25 MHz HS osc mode (Note 3) 55
FOSC CLKIN Frequency FOSC 200 kHz LP osc mode 55
Oscillator Frequency FOSC 0.1 4 MHz XT osc mode 55
Oscillator Frequency FOSC 4 25 MHz HS osc mode (Note 3) 55
Oscillator Frequency FOSC 5 200 kHz LP osc mode 55
CLKIN Period 1TOSC 250 ns XT osc mode 55
CLKIN Period 1TOSC 40 ns HS osc mode 55
CLKIN Period 1TOSC 5 µs LP osc mode 55
CLKIN High or Low Time TOSL, TOSH 100 ns XT osc mode 55
CLKIN High or Low Time TOSL, TOSH 15 ns HS osc mode 55
CLKIN High or Low Time TOSL, TOSH 2.5 µs LP osc mode 55
CLKIN Rise or Fall Time Tosr 25 ns XT osc mode (Note 1) 55
CLKIN Rise or Fall Time Tosr 50 ns HS osc mode (Note 1) 55
CLKIN Rise or Fall Time Tosr 15 ns LP osc mode (Note 1) 55
CLKOUT Propagation Delay TDCLKOUT 60 ns VDD = 4.5 V (Note 2) 55
CLKOUT Rise Time TCKR 100 ns Note 2 55
RST Pulse Low TMCL 2 µs VDD = 5V 55
Oscillation Start-up Timer TOST 512 Tosc TOSC = OSC1 period 55
Power-up Timer TPWRT 28 132 ms VDD = 5V 55
A/D clock period TAD 1.6 µs VREF 2.5V (range as printed) 55
A/D clock period TAD 3 µs VREF full range 55
Reference Voltage VREF 4.096 V Absolute minimum to ensure 10-bit accuracy; max printed as VDD+0.3 V 57
Recommended impedance of analog voltage source ZAIN 2.5 k Note: Design guidance only 57
VREF input current IREF 10 µA 57
Analog Transmit-on-change Hysteresis NHYS 2 LSb Specified by design (see Section 4.5.2.1 Hysteresis Function) 57
A/D Integral error NINT -1 1 LSb VREF+ = VDD = 5.12V, VSS- = VSS = 0 V (I TEMP) 57
A/D Differential error NDIF -1 1 LSb VREF+ = VDD = 5.12V, VSS- = VSS = 0 V (I TEMP) 57
A/D Gain error NG -1 1 LSb VREF+ = VDD = 5.12V, VSS- = VSS = 0 V 57
A/D Offset error NOFF -2 2 LSb VREF+ = VDD = 5.12V, VSS- = VSS = 0 V 57

CAD (KiCad official)

  • Symbol: MCP25050-I
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: mcp25050-i-etched.step / mcp25050-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp25050-i.step / mcp25050-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (70 pp, sha256 19d822d92a3b1966, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF