component
MCP23S18-E
Public Made by Adomby adom
Microchip Tech I/O Expanders, SOIC-28-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMCP23S18-E
Microchip Tech · I/O Expanders · SOIC-28-300mil
MCP23S18-E from Microchip Tech, in a SOIC-28-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VSS | power_in | Ground (high current capable). |
| 2 | NC | unconnected | Not connected. |
| 3 | GPB0 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 4 | GPB1 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 5 | GPB2 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 6 | GPB3 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 7 | GPB4 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 8 | GPB5 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 9 | GPB6 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 10 | GPB7 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 11 | VDD | power_in | Power supply (high current capable), operating range 1.8V to 5.5V. |
| 12 | CS | input | SPI chip select input. |
| 13 | SCK | input | SPI serial clock input, up to 10 MHz. |
| 14 | SI | input | SPI serial data input. |
| 15 | SO | output | SPI serial data output. |
| 16 | RESET | input | Hardware reset input that must be externally biased. |
| 17 | NC | unconnected | Not connected. |
| 18 | INTB | output | Interrupt output for port B, configurable as active high, active low, or open drain. |
| 19 | INTA | output | Interrupt output for port A, configurable as active high, active low, or open drain. |
| 20 | GPA0 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 21 | GPA1 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 22 | GPA2 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 23 | GPA3 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 24 | GPA4 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 25 | GPA5 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 26 | GPA6 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 27 | GPA7 | bidirectional | Bidirectional I/O pin (5.5 volt tolerant input; open-drain output) that can be enabled for interrupt on change and/or internal pull-up resistor. |
| 28 | NC | unconnected | Not connected. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-28-300mil |
| Category | Interface ICs |
| Pins | 28 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 1.8 | 5.5 | V | 34 | ||
| VDD Rise Rate to Ensure Power-on Reset | SVDD | 0.05 | V/ms | Design guidance only. Not tested. | 34 | ||
| Supply Current | IDD | 1 | mA | SCL/SCK = 1 MHz | 34 | ||
| Standby (Idle) current | IDDS | 1 | µA | -40°C ≤ TA ≤ +85°C | 34 | ||
| Standby (Idle) current | IDDS | 6 | µA | +85°C ≤ TA ≤ +125°C | 34 | ||
| Input Low-Voltage CS, GPIO, SCL/SCK, SDA, SI, RESET | VIL | 0 | 0.2 | V | min VSS, max 0.2 VDD (value as fraction of VDD) | 34 | |
| Input High-Voltage GPIO | VIH | 5.5 | V | min 0.8 VDD | 34 | ||
| Input Leakage Current I/O port pins | IIL | -1 | 1 | µA | VSS ≤ VPIN ≤ VDD | 34 | |
| Output Leakage Current I/O port pins | ILO | -1 | 1 | µA | VSS ≤ VPIN ≤ VDD | 34 | |
| GPIO internal pull-up current | IPU | 220 | µA | VDD = 5V, GP Pins = VSS | 34 | ||
| Output Low-Voltage GPIO | VOL | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V (open-drain) | 34 | ||
| Output Low-Voltage INT | VOL | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V | 34 | ||
| Output Low-Voltage SO, SDA | VOL | 0.6 | V | IOL = 3.0 mA, VDD = 1.8V | 34 | ||
| Output Low-Voltage SDA | VOL | 0.8 | V | IOL = 3.0 mA, VDD = 4.5V | 34 | ||
| Capacitive Loading GPIO, SO, INT | CIO | 50 | pF | 34 | |||
| Voltage on VDD with respect to VSS | VDD | -0.3 | 7 | V | 33 | ||
| Voltage on RESET with respect to VSS | -0.3 | 14 | V | 33 | |||
| Voltage on GPIO Pins | -0.6 | 5.5 | V | 33 | |||
| Ambient temperature under bias | -40 | 125 | °C | 33 | |||
| Storage temperature | -65 | 150 | °C | 33 | |||
| Maximum current out of VSS pin | 400 | mA | 33 | ||||
| Maximum current into VDD pin | 125 | mA | 33 | ||||
| SPI Clock Frequency | FCLK | 10 | MHz | 1.8V, 5.5V | 42 | ||
| CS Setup Time | TCSS | 50 | ns | 42 | |||
| Clock High Time | THI | 45 | ns | 1.8V, 5.5V | 42 | ||
| Output Valid from Clock Low | TV | 45 | ns | 1.8V, 5.5V | 42 | ||
| Output Disable Time | TDIS | 100 | ns | 42 | |||
| RESET Pulse Width (low) | TRSTL | 1 | µs | VDD = 5.0V | 35 |
CAD (KiCad official)
- Symbol:
MCP23S18-E - Footprint:
Package_SO:SOIC-28W_7.5x17.9mm_P1.27mm - 3D model: SOIC-28-300mil (KiCad packages3D, STEP)
- 3D model files:
mcp23s18-e-etched.step/mcp23s18-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp23s18-e.step/mcp23s18-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (56 pp, sha256
4d2e8ba17e366e46, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).