main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers mcp1711t-33i: viewers · Ray 8h ago
mcp1711t-33i-etched.glb Publish 0.1.0 · Ray 8h ago
mcp1711t-33i-etched.step mcp1711t-33i: factory component page (tier=lcsc) · Ray 8h ago
mcp1711t-33i-hero.glb mcp1711t-33i: hero GLB from the etched model (keeps the MPN mark) · Ray 8h ago
mcp1711t-33i-hero.overlay.json Publish 0.1.0 · Ray 8h ago
mcp1711t-33i.glb Publish 0.1.0 · Ray 8h ago
mcp1711t-33i.kicad_mod Publish 0.1.0 · Ray 8h ago
mcp1711t-33i.kicad_sym Publish 0.1.0 · Ray 8h ago
mcp1711t-33i.lbr Publish 0.1.0 · Ray 8h ago
mcp1711t-33i.step Publish 0.1.0 · Ray 8h ago
package.json Publish 0.1.0 · Ray 8h ago
page.json Set visibility: public · Ray 8h ago
README.md Publish 0.1.0 · Ray 8h ago

MCP1711T-33I

Microchip Tech · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

MCP1711T-33I from Microchip Tech, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Unregulated input supply voltage, specified from 1.4V to 6.0V, and low source impedance (about 0.1 µF of capacitance for most applications) is needed for stable LDO operation.
2 GND power_in Regulator ground terminal, tied to the negative side of the input and output capacitors, with voltage drops minimized between this pin and the load ground.
3 SHDN input Shutdown input that enables the output when at logic High and disables it when pulled to logic Low; the output voltage becomes unstable if this pin is left floating.
4 NC unconnected Not connected on the SOT-23 package; it may be left floating or tied to the ground plane.
5 VOUT power_out Regulated voltage output that supplies the DC load current, with a maximum output current rating of 150 mA.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 1.4 6 V IOUT = 1 µA 3
Output Voltage (VR = 3.3V) VOUT 3.267 3.3 3.333 V VR = 3.3V, DC characteristics voltage table 4
Maximum Output Current IOUT 150 mA 3
Load Regulation VOUT -16 3 16 mV 1 µA ≤ IOUT ≤ 1 mA 3
Load Regulation VOUT -50 17 50 mV 1 mA ≤ IOUT ≤ 150 mA 3
Dropout Voltage (VDROP1, from voltage table) VDROPOUT1 0.17 0.26 V IOUT = 50 mA 3
Dropout Voltage (VDROP2, from voltage table) VDROPOUT2 0.5 0.67 V IOUT = 150 mA 3
Input Quiescent Current Iq 0.65 1.5 µA 1.9V ≤ VR < 4.0V 3
Input Quiescent Current for SHDN mode ISHDN 0.01 0.1 µA VIN = 6.0V, VSHDN = VIN 3
Line Regulation VOUT/(VIN x VOUT) -0.13 0.01 0.13 %/V IOUT = 1 µA, VR + 0.5V ≤ VIN ≤ 6.0V 3
Output Voltage Temperature Stability VOUT/(ΔT x VOUT) -50 50 ppm/°C IOUT = 10 mA, -40°C ≤ TA ≤ +85°C 4
Current Limit ILIMIT 150 270 mA VOUT = 0.95 x VR 4
Output Short-Circuit Foldback Current IOUT_SC 80 mA VOUT = GND 4
COUT Auto-Discharge Resistance RDCHG 280 450 640 Ω SHDN = GND, VOUT = VR 4
Shutdown Logic High Input Voltage VSHDN-HIGH 0.91 6 V 4
Shutdown Logic Low Input Voltage VSHDN-LOW 0 0.38 V 4
Shutdown High-Level Current ISHDN-HIGH -0.1 0.1 µA VIN = 6.0V 4
Shutdown Low-Level Current ISHDN-LOW -0.1 0.1 µA VIN = 6.0V, SHDN = GND 4
Operating Ambient Temperature Range TA -40 85 °C 5
Junction Operating Temperature TJ -40 125 °C 5
Storage Temperature Range TA -55 125 °C 5
Input Voltage VIN 6.5 V 3
VIN, SHDN Voltage VIN, SHDN -0.3 6.5 V 3
Output Voltage VOUT -0.3 V Maximum is VIN + 0.3V or +6.5V, whichever is lower 3
Power Dissipation, 5-Lead SOT-23 PD 600 mW JEDEC 51-7 FR-4 board with thermal vias 3
Power Dissipation, 5-Lead SOT-23 (minimal copper, one-layer PCB) PD 250 mW One-layer PCB with minimal copper (Note 3) 3
Storage Temperature TSTG -55 125 °C 3
Operating Ambient Temperature TA -40 85 °C 3
ESD Protection on all pins ESD -1 1 kV HBM 3
ESD Protection on all pins ESD -200 200 V MM 3
Thermal Resistance, SOT-23-5 Junction to Ambient θJA 166.67 °C/W JEDEC 51-7 FR4 board with thermal vias 5
Thermal Resistance, SOT-23-5 Junction to Ambient θJA 400 °C/W One-layer PCB with minimal copper (Note 2) 5
Thermal Resistance, SOT-23-5 Junction to Case θJC 81 °C/W 5
Noise en 30 µV(rms) CIN = COUT = 1 µF, IOUT = 50 mA, f = 10 Hz to 100 kHz 4

CAD (KiCad official)

  • Symbol: MCP1711T-33I
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: mcp1711t-33i-etched.step / mcp1711t-33i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp1711t-33i.step / mcp1711t-33i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (36 pp, sha256 1efb929e699f3ee6, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF