component
MCP1630V-E
Public Made by Adomby adom
Microchip Tech AC-DC Controllers And Regulators, MSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 13d ago |
| viewers | 13d ago |
| mcp1630v-e-etched.glb | 13d ago |
| mcp1630v-e-etched.step | 13d ago |
| mcp1630v-e-hero.glb | 13d ago |
| mcp1630v-e-hero.overlay.json | 13d ago |
| mcp1630v-e.glb | 13d ago |
| mcp1630v-e.kicad_mod | 13d ago |
| mcp1630v-e.kicad_sym | 13d ago |
| mcp1630v-e.lbr | 13d ago |
| mcp1630v-e.step | 13d ago |
| package.json | 13d ago |
| page.json | 13d ago |
| README.md | 13d ago |
MCP1630V-E
Microchip Tech · AC-DC Controllers And Regulators · MSOP-8
MCP1630V-E from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | output | Error amplifier output, with external compensation connected from FB to COMP; an internal clamp limits the COMP voltage to 2.7 V (typ.), which sets the maximum peak current limit. |
| 2 | FB | input | Error amplifier inverting input that receives the regulated output (voltage or current) for negative feedback regulation. |
| 3 | CS | input | Current sense input for cycle-by-cycle peak current control (0.9 V max on MCP1630) or voltage ramp input on MCP1630V (2.7 V max), where CS must be less than or equal to VIN - 1.4 V for normal PWM operation. |
| 4 | OSC IN | input | External oscillator input, typically driven by an MCU I/O pin; a high level forces VEXT low, and its duty cycle sets the maximum converter duty cycle. |
| 5 | GND | power_in | Circuit ground, which should be connected to a quiet analog ground plane because noise here affects the CS versus error amplifier output comparison. |
| 6 | VEXT | output | External driver output that sets the power system duty cycle; it drives a logic-level MOSFET driver input for high-power or high-side use, or directly drives an N-channel MOSFET gate in low-power low-side applications. |
| 7 | VIN | power_in | Input bias supply that must be between +3.0 V and +5.5 V, with a 0.1 µF bypass capacitor connected between VIN and GND. |
| 8 | VREF | power_in | External reference input that sets the regulated output, with a range of 0 V to VIN (rail-to-rail). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | MSOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Operating Voltage | VIN | 3 | 5.5 | V | 6 | ||
| Input Quiescent Current | I(VIN) | 2.8 | 4.5 | mA | IEXT = 0 mA, FOSC IN = 0 Hz | 6 | |
| External Oscillator Range | FOSC | 1 | MHz | Note 1 | 6 | ||
| Oscillator Rise Time | TRISE | 0.01 | 10 | µs | Note 2 | 6 | |
| Oscillator Fall Time | TFALL | 0.01 | 10 | µs | Note 2 | 6 | |
| Oscillator Input Voltage Low | VL | 0.8 | V | 6 | |||
| Oscillator Input Voltage High | VH | 2 | V | 6 | |||
| Reference Voltage Input | VREF | 0 | V | Note 2, Note 3 | 6 | ||
| Input Offset Voltage | VOS | -4 | 0.1 | 4 | mV | 6 | |
| Error Amplifier PSRR | PSRR | 80 | 99 | dB | VIN = 3.0V to 5.0V, VCM = 1.2V | 6 | |
| Open-loop Voltage Gain | AVOL | 85 | 95 | dB | RL =5k to VIN/2, 100 mV < VEAOUT < VIN, 100 mV, VCM = 1.2V | 6 | |
| Error Amplifier Sink Current | ISINK | 5 | 11 | mA | VIN = 5V, VREF = 1.2V, VFB = 1.4V, VCOMP = 2.0V | 6 | |
| Error Amplifier Source Current | ISOURCE | -2 | -9 | mA | VIN = 5V, VREF = 1.2V, VFB = 1.0V, VCOMP = 2.0V, Absolute Value | 6 | |
| Maximum Current Sense Signal (MCP1630V) | VCS_MAX | 2.55 | 2.7 | 2.85 | V | VIN > 4.25V | 7 |
| Delay From CS to VEXT (MCP1630V) | TCS_VEXT | 17.5 | 35 | ns | 7 | ||
| Minimum Duty Cycle | DCMIN | 0 | % | VFB =VREF + 0.1V, VCS = GND | 7 | ||
| Internal Driver RDSON P-channel | RDSon_P | 10 | 30 | 7 | |||
| Internal Driver RDSON N-channel | RDSon_N | 7 | 30 | 7 | |||
| VEXT Rise Time | TRISE | 5.9 | 18 | ns | CL = 100 pF; typical for VIN = 3V | 7 | |
| VEXT Fall Time | TFALL | 6.2 | 18 | ns | CL = 100 pF; typical for VIN = 3V | 7 | |
| Under Voltage Lockout | UVLO | 2.7 | 3 | V | VIN falling, VEXT low state when in UVLO | 7 | |
| Under Voltage Lockout Hysteresis | UVLO HYS | 50 | 75 | 150 | mV | 7 | |
| Operating Junction Temperature Range | TA | -40 | 125 | °C | Steady state | 7 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 7 | ||
| Maximum Junction Temperature | TJ | 150 | °C | Transient | 7 | ||
| VDD Supply Voltage (absolute maximum) | VDD | 6 | V | 6 | |||
| Storage Temperature (absolute maximum) | -65 | 150 | °C | 6 | |||
| Maximum Junction Temperature (absolute maximum) | TJ | 150 | °C | 6 | |||
| Continuous Operating Temperature Range (absolute maximum) | -40 | 125 | °C | 6 | |||
| Thermal Resistance, 8L-MSOP | JA | 208 | °C/W | Typical 4-layer board | 7 |
CAD (KiCad official)
- Symbol:
MCP1630V-E - Footprint:
Package_SO:MSOP-8_3x3mm_P0.65mm - 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files:
mcp1630v-e-etched.step/mcp1630v-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp1630v-e.step/mcp1630v-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (30 pp, sha256
b35ca236142a63cd, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).