component

MCP1416T-E

Public Made by Adom

by adom

JSMSEMI Isolators - Gate Drivers, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicmcp1416t-e
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mcp1416t-e: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
mcp1416t-e-etched.fit.json mcp1416t-e: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
mcp1416t-e-etched.glb mcp1416t-e: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
mcp1416t-e-etched.step mcp1416t-e: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
mcp1416t-e.glb Publish 0.1.0 · Ray
mcp1416t-e.kicad_mod Publish 0.1.0 · Ray
mcp1416t-e.kicad_sym Publish 0.1.0 · Ray
mcp1416t-e.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
mcp1416t-e.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json mcp1416t-e: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md mcp1416t-e: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

MCP1416T-E

JSMSEMI · Isolators - Gate Drivers · SOT-23-5

MCP1416T-E from JSMSEMI, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect. Leave floating or tie to GND; not internally bonded.
2 VDD power_in Positive supply input. Recommended operating range 4.5V to 20V (absolute max 25V). Decouple with a low-ESR ceramic capacitor close to the pin; supply current IQ is typically <500 uA.
3 IN input Logic input to the gate driver. TTL/CMOS compatible with VIH >= 2.5V and VIL <= 0.8V; accepts 3.3V or 5V logic. Non-inverting: OUT follows IN.
4 GND power_in Device ground and return for the output driver. All voltages are referenced to this pin (COM).
5 OUT output Gate driver output, non-inverting relative to IN. Peak sink/source current 2A; typical rise/fall time <30ns into 1000pF. VOH/VOL drop <= 0.35V.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • MCP1416T-E/OT
  • MCP1416T-E/OT (MCP1416R)
  • MCP1415, MCP1415R

CAD (KiCad official)

  • Symbol: MCP1416T-E
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: mcp1416t-e-etched.step / mcp1416t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp1416t-e.step / mcp1416t-e.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
mcp1416t-e.step 85 KB You want the bare part, or you mark your own boards.
mcp1416t-e-etched.step 1.5 MB You want the part with MCP1416T-E already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 382 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (9 pp, sha256 2e3618486b7f9d85, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF