component
MC79L15ACDR2G
Public Made by Adomby adom
onsemi Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194
{
"slug": "mc79l15acdr2g",
"version": "0.1.0",
"type": "component",
"description": "onsemi Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"mc79l15acdr2g",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mc79l15acdr2g.kicad_sym",
"mc79l15acdr2g.kicad_mod",
"mc79l15acdr2g.glb",
"mc79l15acdr2g.step",
"mc79l15acdr2g.lbr",
"docs/hero.png",
"docs/mc79l15acdr2g-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"mc79l15acdr2g-hero.glb",
"mc79l15acdr2g-hero.overlay.json",
"mc79l15acdr2g-etched.glb"
],
"component": {
"mpn": "MC79L15ACDR2G",
"manufacturer": "onsemi",
"package": "SOIC-8",
"pin_count": 8,
"category": "Power Management (PMIC)",
"subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8757989876165947392",
"parts": {
"symbol": "mc79l15acdr2g.kicad_sym",
"footprint": "mc79l15acdr2g.kicad_mod",
"model_3d": "mc79l15acdr2g-hero.glb",
"model_3d_plain": "mc79l15acdr2g-etched.glb",
"model_3d_step": "mc79l15acdr2g-etched.step",
"model_3d_step_plain": "mc79l15acdr2g.step",
"lbr": "mc79l15acdr2g.lbr"
},
"distributor_links": {
"lcsc": "C148319",
"digikey": "MC79L15ACDR2GOSTR-ND",
"mouser": "863-MC79L15ACDR2G"
},
"distributor_check": {
"checked_at": "2026-10-19T04:31:08Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "MC79L15ACDR2GOSTR-ND",
"status": "found"
},
"mouser": {
"pn": "863-MC79L15ACDR2G",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "Vout",
"type": "power_out",
"description": "Regulated negative output of the MC79L15AC, specified at −15 V nominal with output limits of −14.25 V to −15.75 V at IO = 40 mA and VI = −23 V."
},
{
"number": "2",
"name": "Vin",
"type": "power_in",
"description": "Negative unregulated input; the datasheet states the input must remain typically 2.0 V above the output voltage, even at the low point of the ripple."
},
{
"number": "3",
"name": "Vin",
"type": "power_in",
"description": "Input pin listed as Vin for the SOIC-8 package; the datasheet gives no separate electrical limit for this pin beyond the input voltage requirements."
},
{
"number": "4",
"name": "NC",
"type": "unconnected",
"description": "Listed as no connection (NC) in the SOIC-8 pinout; the datasheet assigns it no function."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Common ground; the datasheet requires a common ground between the input and output voltages."
},
{
"number": "6",
"name": "Vin",
"type": "power_in",
"description": "Input pin listed as Vin for the SOIC-8 package; the datasheet gives no separate electrical limit for this pin beyond the input voltage requirements."
},
{
"number": "7",
"name": "Vin",
"type": "power_in",
"description": "Input pin listed as Vin for the SOIC-8 package; the datasheet gives no separate electrical limit for this pin beyond the input voltage requirements."
},
{
"number": "8",
"name": "NC",
"type": "unconnected",
"description": "Listed as no connection (NC) in the SOIC-8 pinout; the datasheet assigns it no function."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The SOIC-8 pin list comes from the page 1 text, which has no pin diagram in the extracted text. Veri; The datasheet names pins 2, 3, 6 and 7 all as Vin and does not describe their individual roles, so t; The datasheet lists pins 4 and 8 as NC without stating any function or connection requirement."
],
"pages_sent": 15,
"cost_usd": 0.0863,
"at": "2026-10-19T04:30:53"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8757989876165947392",
"pages": 15,
"sha256": "3b8ec4831b4ba3d5",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "mc79l15acdr2g.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mc79l15acdr2g-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "21841350629186dc33e1befcd6616c6bf4f0f4c0498175adf987baf98a2ca5ee",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}