component

MC79L05ACDR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)mc79l05acdrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc79l05acdr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers mc79l05acdr: viewers · Ray 1mo ago
mc79l05acdr-etched.fit.json mc79l05acdr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc79l05acdr-etched.glb mc79l05acdr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc79l05acdr-etched.step mc79l05acdr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc79l05acdr.glb Publish 0.1.0 · Ray 1mo ago
mc79l05acdr.kicad_mod Publish 0.1.0 · Ray 1mo ago
mc79l05acdr.kicad_sym Publish 0.1.0 · Ray 1mo ago
mc79l05acdr.lbr Publish 0.1.0 · Ray 1mo ago
mc79l05acdr.step Publish 0.1.0 · Ray 1mo ago
package.json mc79l05acdr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json mc79l05acdr: specified limits as data (metadata.characteristics, 21 rows from the datasheet) · Ray 25d ago
README.md mc79l05acdr: specified limits as data (metadata.characteristics, 21 rows from the datasheet) · Ray 25d ago

MC79L05ACDR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

MC79L05ACDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTPUT power_out Regulated negative output voltage of the 3-terminal fixed negative regulator, rated for up to 100 mA output current.
2 INPUT power_in Negative unregulated input voltage; internally connected to pins 3, 6 and 7 (input voltage range per device variant, e.g. -7 V to -20 V for the 79L05).
3 INPUT power_in Negative unregulated input voltage; internally connected to pins 2, 6 and 7 (input voltage range per device variant, e.g. -7 V to -20 V for the 79L05).
4 NC unconnected No internal connection.
5 COMMON power_in Common (ground) reference terminal of the 3-terminal negative voltage regulator.
6 INPUT power_in Negative unregulated input voltage; internally connected to pins 2, 3 and 7 (input voltage range per device variant, e.g. -7 V to -20 V for the 79L05).
7 INPUT power_in Negative unregulated input voltage; internally connected to pins 2, 3 and 6 (input voltage range per device variant, e.g. -7 V to -20 V for the 79L05).
8 NC unconnected No internal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage -4.8 -5 -5.2 V 25°C 3
Output voltage -4.75 -5.25 V VI = −7 V to −20 V, IO = 1 mA to 40 mA, 0°C to 125°C 3
Input regulation 150 mV VI = −7 V to −20 V, 25°C 3
Input regulation 100 mV VI = −8 V to −20 V, 25°C 3
Ripple rejection 41 49 dB VI = −8 V to −18 V, f = 120 Hz, 25°C 3
Output regulation 60 mV IO = 1 mA to 100 mA, 25°C 3
Output regulation 30 mV IO = 1 mA to 40 mA, 25°C 3
Bias current 6 mA 25°C 3
Bias current 5.5 mA 125°C 3
Bias current change 1.5 mA VI = −8 V to −20 V, 0°C to 125°C 3
Bias current change 0.1 mA IO = 1 mA to 40 mA, 0°C to 125°C 3
Output noise voltage 40 µV f = 10 Hz to 100 kHz, 25°C 3
Dropout voltage 1.7 V IO = 40 mA, 25°C 3
Input voltage (MC79L05) VI -7 -20 V 2
Output current IO 100 mA 2
Operating virtual junction temperature TJ 0 125 °C 2
Input voltage (MC79L05) VI -30 V 2
Package thermal impedance, D package θJA 97 °C/W D package, per JESD 51-7 (Notes 1 and 2) 2
Operating free-air, case, or virtual junction temperature 150 °C 2
Lead temperature 260 °C 1.6 mm (1/16 inch) from case for 10 seconds 2
Storage temperature range Tstg -65 150 °C 2

CAD (KiCad official)

  • Symbol: MC79L05ACDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mc79l05acdr-etched.step / mc79l05acdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc79l05acdr.step / mc79l05acdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 34328abe1c9a396e, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF