component
MC74VHCT08ADTR2G
Public Made by Adomby adom
onsemi Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
{
"slug": "mc74vhct08adtr2g",
"version": "0.1.0",
"type": "component",
"description": "onsemi Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"logic ics",
"mc74vhct08adtr2g",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mc74vhct08adtr2g.kicad_sym",
"mc74vhct08adtr2g.kicad_mod",
"mc74vhct08adtr2g.glb",
"mc74vhct08adtr2g.step",
"mc74vhct08adtr2g.lbr",
"docs/hero.png",
"docs/mc74vhct08adtr2g-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"mc74vhct08adtr2g-hero.glb",
"mc74vhct08adtr2g-hero.overlay.json",
"mc74vhct08adtr2g-etched.glb"
],
"component": {
"mpn": "MC74VHCT08ADTR2G",
"manufacturer": "onsemi",
"package": "TSSOP-14",
"pin_count": 14,
"category": "Logic ICs",
"subcategory": "Gates",
"datasheet": "https://www.onsemi.com/pdf/datasheet/mc74vhct08adtr2-d.pdf",
"parts": {
"symbol": "mc74vhct08adtr2g.kicad_sym",
"footprint": "mc74vhct08adtr2g.kicad_mod",
"model_3d": "mc74vhct08adtr2g-hero.glb",
"model_3d_plain": "mc74vhct08adtr2g-etched.glb",
"model_3d_step": "mc74vhct08adtr2g-etched.step",
"model_3d_step_plain": "mc74vhct08adtr2g.step",
"lbr": "mc74vhct08adtr2g.lbr"
},
"distributor_links": {
"lcsc": "C233479",
"digikey": "MC74VHCT08ADTR2GOSTR-ND",
"mouser": "863-MC74VHCT08ADTR2G"
},
"distributor_check": {
"checked_at": "2026-10-29T01:00:24Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "MC74VHCT08ADTR2GOSTR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "863-MC74VHCT08ADTR2G",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "A1",
"type": "input",
"description": "Data input A of gate 1 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "2",
"name": "B1",
"type": "input",
"description": "Data input B of gate 1 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "3",
"name": "Y1",
"type": "output",
"description": "Output of gate 1 (Y = AB) with full 5.0 V CMOS level swing; DC output current limited to ±25 mA per pin, and unused outputs must be left open."
},
{
"number": "4",
"name": "A2",
"type": "input",
"description": "Data input A of gate 2 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "5",
"name": "B2",
"type": "input",
"description": "Data input B of gate 2 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "6",
"name": "Y2",
"type": "output",
"description": "Output of gate 2 (Y = AB) with full 5.0 V CMOS level swing; DC output current limited to ±25 mA per pin, and unused outputs must be left open."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground pin; DC supply current through the VCC and GND pins is rated ±50 mA maximum."
},
{
"number": "8",
"name": "Y3",
"type": "output",
"description": "Output of gate 3 (Y = AB) with full 5.0 V CMOS level swing; DC output current limited to ±25 mA per pin, and unused outputs must be left open."
},
{
"number": "9",
"name": "A3",
"type": "input",
"description": "Data input A of gate 3 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "10",
"name": "B3",
"type": "input",
"description": "Data input B of gate 3 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "11",
"name": "Y4",
"type": "output",
"description": "Output of gate 4 (Y = AB) with full 5.0 V CMOS level swing; DC output current limited to ±25 mA per pin, and unused outputs must be left open."
},
{
"number": "12",
"name": "A4",
"type": "input",
"description": "Data input A of gate 4 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "13",
"name": "B4",
"type": "input",
"description": "Data input B of gate 4 (Y = AB); TTL-compatible, with DC input voltage rated 0 V to 5.5 V, and unused inputs must be tied to GND or VCC."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Positive supply; the device is specified for a DC supply of 2.0 V to 5.5 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The 14-lead pin assignment is taken from Figure 2 (Pinout: 14-Lead Packages, top view) on page 2. Th; The datasheet covers the TSSOP-14 (DT suffix) for MC74VHCT08ADTR2G and does not print a separate TSS; The pin descriptions combine the per-pin function with device-wide limits from the Maximum Ratings a"
],
"pages_sent": 8,
"cost_usd": 0.094,
"at": "2026-10-29T01:00:07"
},
"datasheet": {
"url": "https://www.onsemi.com/pdf/datasheet/mc74vhct08adtr2-d.pdf",
"pages": 8,
"sha256": "21e61f6e91c1f52c",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "mc74vhct08adtr2g.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
"checked": "2026-10-29",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mc74vhct08adtr2g-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "d3026356a38764d0e90bc7582f62e243f5684e9d687799e80b324bc6849ec727",
"checked": "2026-10-29",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "TSSOP-14 WB (CASE 948G)",
"source_page": 7,
"D": {
"nom_mm": 5.0,
"range_mm": [
4.9,
5.1
]
},
"E1": {
"nom_mm": 4.4,
"range_mm": [
4.3,
4.5
]
},
"E": {
"nom_mm": 6.4,
"range_mm": [
null,
null
]
},
"e": {
"nom_mm": 0.65,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 1.2,
"range_mm": [
null,
1.2
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "mc74vhct08adtr2g.step",
"verdict": "PASS",
"reasons": [
"height and body within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
}
}