component
MC74LCX32DTR2G
Public Made by Adomby adom
onsemi Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230
{
"slug": "mc74lcx32dtr2g",
"version": "0.1.0",
"type": "component",
"description": "onsemi Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"logic ics",
"mc74lcx32dtr2g",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mc74lcx32dtr2g.kicad_sym",
"mc74lcx32dtr2g.kicad_mod",
"mc74lcx32dtr2g.glb",
"mc74lcx32dtr2g.step",
"mc74lcx32dtr2g.lbr",
"docs/hero.png",
"docs/mc74lcx32dtr2g-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"mc74lcx32dtr2g-hero.glb",
"mc74lcx32dtr2g-hero.overlay.json",
"mc74lcx32dtr2g-etched.glb"
],
"component": {
"mpn": "MC74LCX32DTR2G",
"manufacturer": "onsemi",
"package": "TSSOP-14",
"pin_count": 14,
"category": "Logic ICs",
"subcategory": "Gates",
"datasheet": "https://www.onsemi.com/pdf/datasheet/mc74lcx32dtr2-d.pdf",
"parts": {
"symbol": "mc74lcx32dtr2g.kicad_sym",
"footprint": "mc74lcx32dtr2g.kicad_mod",
"model_3d": "mc74lcx32dtr2g-hero.glb",
"model_3d_plain": "mc74lcx32dtr2g-etched.glb",
"model_3d_step": "mc74lcx32dtr2g-etched.step",
"model_3d_step_plain": "mc74lcx32dtr2g.step",
"lbr": "mc74lcx32dtr2g.lbr"
},
"distributor_links": {
"lcsc": "C904104",
"digikey": "MC74LCX32DTR2GOSTR-ND",
"mouser": "863-MC74LCX32DTR2G"
},
"distributor_check": {
"checked_at": "2026-10-30T22:34:27Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "MC74LCX32DTR2GOSTR-ND",
"status": "found"
},
"mouser": {
"pn": "863-MC74LCX32DTR2G",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "A0",
"type": "input",
"description": "Data input A0 of gate 0; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "2",
"name": "B0",
"type": "input",
"description": "Data input B0 of gate 0; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "3",
"name": "O0",
"type": "output",
"description": "OR gate output O0 with 24 mA balanced sink and source capability at VCC 3.0 V to 3.6 V."
},
{
"number": "4",
"name": "A1",
"type": "input",
"description": "Data input A1 of gate 1; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "5",
"name": "B1",
"type": "input",
"description": "Data input B1 of gate 1; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "6",
"name": "O1",
"type": "output",
"description": "OR gate output O1 with 24 mA balanced sink and source capability at VCC 3.0 V to 3.6 V."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground reference; the datasheet limits ground current to 100 mA per ground pin."
},
{
"number": "8",
"name": "O3",
"type": "output",
"description": "OR gate output O3 with 24 mA balanced sink and source capability at VCC 3.0 V to 3.6 V."
},
{
"number": "9",
"name": "B3",
"type": "input",
"description": "Data input B3 of gate 3; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "10",
"name": "A3",
"type": "input",
"description": "Data input A3 of gate 3; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "11",
"name": "O2",
"type": "output",
"description": "OR gate output O2 with 24 mA balanced sink and source capability at VCC 3.0 V to 3.6 V."
},
{
"number": "12",
"name": "B2",
"type": "input",
"description": "Data input B2 of gate 2; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "13",
"name": "A2",
"type": "input",
"description": "Data input A2 of gate 2; the datasheet states inputs are 5.0 V tolerant (VI up to 5.5 V) and must not be left floating."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Supply pin; the datasheet specifies operation from 2.3 V to 3.6 V with 100 mA maximum supply current per supply pin."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin numbers were taken from the Figure 1 top-view layout and cross-checked against the Figure 2 logi"
],
"pages_sent": 9,
"cost_usd": 0.0187,
"at": "2026-10-30T22:34:14"
},
"datasheet": {
"url": "https://www.onsemi.com/pdf/datasheet/mc74lcx32dtr2-d.pdf",
"pages": 9,
"sha256": "ef2d7c71c5e45f94",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "mc74lcx32dtr2g.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mc74lcx32dtr2g-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "57c77533ae768f9a8c4319d67fded5b03381d545f9d008bb6045460029d6b7f7",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}