component

MC74LCX08DTR2G

Public Made by Adom

by adom

onsemi Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsmc74lcx08dtr2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers mc74lcx08dtr2g: viewers · Ray 4d ago
mc74lcx08dtr2g-etched.glb Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g-etched.step mc74lcx08dtr2g: factory component page (tier=mfr) · Ray 4d ago
mc74lcx08dtr2g-hero.glb mc74lcx08dtr2g: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
mc74lcx08dtr2g-hero.overlay.json Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g.glb Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g.kicad_mod Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g.kicad_sym Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g.lbr Publish 0.1.0 · Ray 4d ago
mc74lcx08dtr2g.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago

MC74LCX08DTR2G

onsemi · Gates · TSSOP-14

MC74LCX08DTR2G from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Data input A0 of gate 0; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
2 B0 input Data input B0 of gate 0; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
3 O0 output Output O0 of gate 0 (logic AND of A0 and B0); balanced 24 mA sink/source capability at VCC 3.0 V to 3.6 V, with DC output source/sink current limited to 50 mA absolute maximum.
4 A1 input Data input A1 of gate 1; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
5 B1 input Data input B1 of gate 1; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
6 O1 output Output O1 of gate 1 (logic AND of A1 and B1); balanced 24 mA sink/source capability at VCC 3.0 V to 3.6 V, with DC output source/sink current limited to 50 mA absolute maximum.
7 GND power_in Ground reference pin; the datasheet gives a DC ground current limit of 100 mA per ground pin.
8 O3 output Output O3 of gate 3 (logic AND of A3 and B3); balanced 24 mA sink/source capability at VCC 3.0 V to 3.6 V, with DC output source/sink current limited to 50 mA absolute maximum.
9 B3 input Data input B3 of gate 3; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
10 A3 input Data input A3 of gate 3; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
11 O2 output Output O2 of gate 2 (logic AND of A2 and B2); balanced 24 mA sink/source capability at VCC 3.0 V to 3.6 V, with DC output source/sink current limited to 50 mA absolute maximum.
12 B2 input Data input B2 of gate 2; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
13 A2 input Data input A2 of gate 2; the datasheet states 5.0 V tolerant inputs with VI up to 5.5 V in recommended operating conditions, and inputs must not be left floating for ICC reasons.
14 VCC power_in Positive supply, designed for 2.3 V to 3.6 V VCC operation, with DC supply voltage absolute maximum of 7.0 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic ICs
Pins 14

CAD (KiCad official)

  • Symbol: MC74LCX08DTR2G
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: mc74lcx08dtr2g-etched.step / mc74lcx08dtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74lcx08dtr2g.step / mc74lcx08dtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (7 pp, sha256 ef5838d1a0f605c9, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF