main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers mc74hct14adg: viewers · Ray 6d ago
mc74hct14adg-etched.glb Publish 0.1.0 · Ray 6d ago
mc74hct14adg-etched.step mc74hct14adg: factory component page (tier=mfr) · Ray 6d ago
mc74hct14adg-hero.glb mc74hct14adg: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
mc74hct14adg-hero.overlay.json Publish 0.1.0 · Ray 6d ago
mc74hct14adg.glb Publish 0.1.0 · Ray 6d ago
mc74hct14adg.kicad_mod Publish 0.1.0 · Ray 6d ago
mc74hct14adg.kicad_sym Publish 0.1.0 · Ray 6d ago
mc74hct14adg.lbr Publish 0.1.0 · Ray 6d ago
mc74hct14adg.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

MC74HCT14ADG

onsemi · Inverters · SOIC-14

MC74HCT14ADG from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Schmitt-trigger input to inverter 1; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
2 Y1 output Inverter 1 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
3 A2 input Schmitt-trigger input to inverter 2; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
4 Y2 output Inverter 2 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
5 A3 input Schmitt-trigger input to inverter 3; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
6 Y3 output Inverter 3 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
7 GND power_in Ground reference for all device voltages; ground current is rated at ±50 mA maximum per ground pin.
8 Y4 output Inverter 4 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
9 A4 input Schmitt-trigger input to inverter 4; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
10 Y5 output Inverter 5 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
11 A5 input Schmitt-trigger input to inverter 5; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
12 Y6 output Inverter 6 output; output voltage is limited to −0.5 V to VCC + 0.5 V and output sink current is rated at ±25 mA maximum.
13 A6 input Schmitt-trigger input to inverter 6; input voltage is referenced to GND and must stay between 0 V and VCC, and unused inputs must not be left open.
14 VCC power_in Positive supply; recommended operating range is 4.5 V to 5.5 V referenced to GND, with an absolute maximum of −0.5 V to +7.0 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage (Referenced to GND), recommended VCC 4.5 5.5 V 2
Operating Temperature, All Package Types TA -55 125 C 2
DC Input Voltage, Output Voltage (Referenced to GND) VI, VO 0 V Upper limit is VCC (not a number) 2
DC Supply Voltage (Referenced to GND), absolute maximum VCC -0.5 7 V Referenced to GND 2
DC Input Voltage (Referenced to GND) VI -0.5 V Upper limit printed as VCC + 0.5 2
DC Output Voltage (Referenced to GND) VO -0.5 V Upper limit printed as VCC + 0.5 2
DC Input Diode Current IIK -20 20 mA 2
DC Output Diode Current IOK -25 25 mA 2
DC Output Sink Current IO -25 25 mA 2
DC Supply Current per Supply Pin ICC -50 50 mA Per supply pin 2
DC Ground Current per Ground Pin IGND -50 50 mA Per ground pin 2
Storage Temperature Range TSTG -65 150 C 2
Junction Temperature under Bias TJ 150 C Under bias 2
Lead Temperature TL 260 C 1 mm from case for 10 seconds 2
Power Dissipation in Still Air, SOIC PD 500 mW Still air at 85C, SOIC package 2
ESD Withstand Voltage, Human Body Model VESD 4000 V Tested to EIA/JESD22-A114-A; printed as > 4000 2
ESD Withstand Voltage, Machine Model VESD 300 V Tested to EIA/JESD22-A115-A; printed as > 300 2
ESD Withstand Voltage, Charged Device Model VESD 1000 V Tested to JESD22-C101-A; printed as > 1000 2
Latchup Performance ILatchup -300 300 mA Above VCC and below GND at 85C 2
Thermal Resistance, Junction-to-Ambient, SOIC JA 125 C/W SOIC package 2
Maximum Positive-Going Input Threshold Voltage VTmax 1.9 2.1 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Minimum Positive-Going Input Threshold Voltage VTmin 1.2 1.4 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Maximum Negative-Going Input Threshold Voltage VTmax 1.2 1.4 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Minimum Negative-Going Input Threshold Voltage VTmin 0.5 0.6 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Maximum Hysteresis Voltage VH max 1.4 1.5 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Minimum Hysteresis Voltage VH min 0.4 0.4 V VO = 0.1 V or VCC, 0.1 V; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Minimum High-Level Output Voltage VOH 4.4 5.4 V VI < VTmin; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Minimum High-Level Output Voltage VOH 3.98 V VI < VTmin; /Iout/ ≤ 4.0 mA; VCC 4.5 V; -55 to 25C column 3
Minimum High-Level Output Voltage VOH 3.84 V VI < VTmin; /Iout/ ≤ 4.0 mA; VCC 4.5 V; 85C column 3
Minimum High-Level Output Voltage VOH 3.7 V VI < VTmin; /Iout/ ≤ 4.0 mA; VCC 4.5 V; 125C column 3
Maximum Low-Level Output Voltage VOL 0.1 V VI ≥ VTmax; /Iout/ ≤ 20 uA; VCC 4.5 to 5.5 V; -55 to 25C column 3
Maximum Low-Level Output Voltage VOL 0.26 V VI ≥ VTmax; /Iout/ ≤ 4.0 mA; VCC 4.5 V; -55 to 25C column 3
Maximum Low-Level Output Voltage VOL 0.33 V VI ≥ VTmax; /Iout/ ≤ 4.0 mA; VCC 4.5 V; 85C column 3
Maximum Low-Level Output Voltage VOL 0.4 V VI ≥ VTmax; /Iout/ ≤ 4.0 mA; VCC 4.5 V; 125C column 3
Maximum Input Leakage Current IIK -0.1 0.1 uA VI = VCC or GND; VCC 5.5 V; -55 to 25C column 3
Maximum Input Leakage Current IIK -1 1 uA VI = VCC or GND; VCC 5.5 V; 85C column 3
Maximum Quiescent Supply Current (per package) ICC 1 uA VI = VCC or GND; Iout = 0 uA; VCC 5.5 V; -55 to 25C column 3
Maximum Quiescent Supply Current (per package) ICC 10 uA VI = VCC or GND; Iout = 0 uA; VCC 5.5 V; 85C column 3
Maximum Quiescent Supply Current (per package) ICC 40 uA VI = VCC or GND; Iout = 0 uA; VCC 5.5 V; 125C column 3
Additional Quiescent Supply Current ICC 2.9 mA VI = 2.4 V any one input; VI = VCC or GND other inputs; Iout = 0 uA; VCC 5.5 V; -55C column 3
Additional Quiescent Supply Current ICC 2.4 mA VI = 2.4 V any one input; VI = VCC or GND other inputs; Iout = 0 uA; VCC 5.5 V; 25C to 125C column 3
Maximum Propagation Delay, Input A to Output Y (L to H / H to L) tPLH, tPHL 32 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; -55 to 25C column 3
Maximum Propagation Delay, Input A to Output Y (L to H / H to L) tPLH, tPHL 40 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; 85C column 3
Maximum Propagation Delay, Input A to Output Y (L to H / H to L) tPLH, tPHL 48 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; 125C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 15 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; -55 to 25C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 19 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; 85C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 22 ns VCC = 5.0 V ±10%; CL = 50 pF; Input tr = tf = 6.0 ns; 125C column 3
Power Dissipation Capacitance, per Inverter CPD 32 pF Typical at 25C, VCC = 5.0 V 3

CAD (KiCad official)

  • Symbol: MC74HCT14ADG
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: mc74hct14adg-etched.step / mc74hct14adg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74hct14adg.step / mc74hct14adg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (8 pp, sha256 bb622f62b77eb767, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF